"Alerted.org

Job Title, Industry, Employer
City & State or Zip Code
20 mi
  • 0 mi
  • 5 mi
  • 10 mi
  • 20 mi
  • 50 mi
  • 100 mi
Advanced Search

Advanced Search

Cancel
Remove
+ Add search criteria
City & State or Zip Code
20 mi
  • 0 mi
  • 5 mi
  • 10 mi
  • 20 mi
  • 50 mi
  • 100 mi
Related to

  • ASIC Engineer, Methodology

    Meta (Sunnyvale, CA)



    Apply Now

    Summary:

    Meta is hiring Application-Specific Integrated Circuit Engineer (ASIC) Methodology Engineer our Infrastructure organization, where you'll play a critical role in developing design integrity and signoff methodologies for large complex disaggregated ASICs. Your expertise will help us build an efficient System on Chip (SoC) and IP for data center applications.

    Required Skills:

    ASIC Engineer, Methodology Responsibilities:

    1. Collaborate with ASIC vendor partners and Foundries to assess signoff margins and tradeoffs at design/arch/process-tech levels and drive Power, Performance, and Area (PPA), and design integrity for Meta SOCs.

    2. Develop timing signoff flow/methodology, automation for large complex disaggregated ASICs and test structures to ensure design integrity and Alpha 0 -production readiness.

    3. Collaborate with cross-functional teams to ensure design integrity.

    4. Establish approval policy, timing corners, extraction, aging, and reliability metrics for Intellectual Property (IP), and SOC, from synthesis to Tape Out.

    5. Define and develop checklists and audits for IP and SOC development milestones, including TO, from a timing perspective.

    6. Lead the development of test-chip/IP methodologies as necessary to update Meta's signoff requirements for new process technologies.

    7. Partner with EDA tool vendors to select and deploy the appropriate timing features and flows to improve productivity and ensure design integrity.

    Minimum Qualifications:

    Minimum Qualifications:

    8. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

    9. Bachelor's degree in Computer Science, Computer Engineering, or a relevant technical field, or equivalent practical experience

    10. 12+ years of experience in: STA (Static Timing Analysis), Modeling, Signoff methodology development and flows, and Variation analysis

    11. Proficiency with Electronic Design Automation (EDA) tools and scripting languages, including Python and Tcl, to build tools and flows for complex environments

    12. Experience with Library characterization, Extraction, and Aging

    Preferred Qualifications:

    Preferred Qualifications:

    13. Experience communicating across functional internal teams and with vendors

    14. Experience with post-silicon bring-up, debugging, and identifying process/timing-related issues

    15. Experience with aging and reliability methodologies, including associated flow development

    16. Experience with IP modeling and integration into SOC from a timing/sign-off perspective

    17. Experience with Register-Transfer Level (RTL) design using SystemVerilog or other Hardware Description Language (HDL)

    18. Experience managing multiple design releases and collaborating with cross-functional teams to support and debug timing signoff issues

    19. Knowledge of front-end and back-end ASIC tools

    20. Experience with library characterization, process technology evaluation, and test chip development to understand process technology across multiple nodes/foundries

    Public Compensation:

    $212,000/year to $291,000/year + bonus + equity + benefits

    **Industry:** Internet

    Equal Opportunity:

    Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

     

    Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [email protected].

     


    Apply Now



Recent Searches

[X] Clear History

Recent Jobs

  • ASIC Engineer, Methodology
    Meta (Sunnyvale, CA)
[X] Clear History

Account Login

Cancel
 
Forgot your password?

Not a member? Sign up

Sign Up

Cancel
 

Already have an account? Log in
Forgot your password?

Forgot your password?

Cancel
 
Enter the email associated with your account.

Already have an account? Sign in
Not a member? Sign up

© 2025 Alerted.org