"Alerted.org

Job Title, Industry, Employer
City & State or Zip Code
20 mi
  • 0 mi
  • 5 mi
  • 10 mi
  • 20 mi
  • 50 mi
  • 100 mi
Advanced Search

Advanced Search

Cancel
Remove
+ Add search criteria
City & State or Zip Code
20 mi
  • 0 mi
  • 5 mi
  • 10 mi
  • 20 mi
  • 50 mi
  • 100 mi
Related to

  • VLSI Timing Methodology Intern - Summer

    NVIDIA (Santa Clara, CA)



    Apply Now

    NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to resolve, that only we can seek, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

     

    We are seeking an innovative Timing Methodology Engineer Intern to help drive sign-off strategies for the world's leading GPUs and SoCs. This position is a broad opportunity to optimize performance, yield, and reliability through increasingly comprehensive modeling, informative analysis, and automation. This work will influence the entire next generation computing landscape through critical contributions across NVIDIA's many product lines ranging from consumer graphics to self-driving cars and the growing domain of artificial intelligence! We have crafted a team of highly motivated people whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

    What You'll Be Doing:

    + Collaborate with technology leads, circuits and systems teams, VLSI physical design, and timing engineers to define and deploy the most sophisticated strategies of signing off timing in design for world-class silicon performance.

    + Work on various aspects of STA, constraints, timing and power optimization.

    What We Need to See:

    + Pursuing BS or MS in Electrical or Computer Engineering.

    + Understanding of CMOS circuit design in FinFET technology and mathematics/physics fundamentals of electrical design.

    + Experience with 3DIC design flows and related technologies.

    + Understanding of low power design techniques such as multi VT, Clock gating, Power gating, Block Activity Power, and Dynamic Voltage-Frequency Scaling (DVFS), CDC, signal/power integrity, etc.

    + Understanding crosstalk, electro-migration, noise, OCV, timing margins. Familiarity with Clocking specs: jitter, IR drop, crosstalk, spice analysis.

    + Experience with coding - TCL, Python – and familiarity with industry standard ASIC tools: PT, ICC, Redhawk, Tempus etc.

     

    NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!

     

    Our internship hourly rates are a standard pay based on the position, your location, year in school, degree, and experience. The hourly rate for our interns is 20 USD - 71 USD.

     

    You will also be eligible for Intern benefits (https://www.nvidia.com/en-us/benefits/interns/) . ​

     

    Applications for this job will be accepted at least until November 16, 2025.

     

    NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

     


    Apply Now



Recent Searches

  • assistant athletics director broadcast (United States)
  • Software Engineer Java Digital (United States)
  • construction project director collaborative (United States)
  • Lead Backend Software Developer (Iowa)
[X] Clear History

Recent Jobs

  • VLSI Timing Methodology Intern - Summer
    NVIDIA (Santa Clara, CA)
  • Senior Software Development Engineer (C/C++)
    RTX Corporation (Tewksbury, MA)
[X] Clear History

Account Login

Cancel
 
Forgot your password?

Not a member? Sign up

Sign Up

Cancel
 

Already have an account? Log in
Forgot your password?

Forgot your password?

Cancel
 
Enter the email associated with your account.

Already have an account? Sign in
Not a member? Sign up

© 2025 Alerted.org