• Senior ASIC Power Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Power Engineer ! NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our ... and efficiency + You are expected to understand the design and implementation, develop power metrics and drive power...want to hear from you. Come, join our GPU ASIC team and help build the real-time, cost-effective computing… more
    NVIDIA (07/24/25)
    - Related Jobs
  • ASIC Engineer , DFT

    Meta (Sunnyvale, CA)
    …DFT EDA tools and IEEE standards (1149, 1500, 1687). **Required Skills:** ASIC Engineer , DFT Responsibilities: 1. Develop and implement DFT strategies ... **Summary:** Meta is hiring ASIC DFT Engineers within our Infrastructure organization to...DFT Engineers within our Infrastructure organization to work on Design for Test (DFT) methodologies, implementation, and verification to… more
    Meta (08/01/25)
    - Related Jobs
  • Hardware Engineer - ASIC Testing

    Cisco (San Jose, CA)
    Hardware Engineer - ASIC Testing Apply (https://jobs.cisco.com/jobs/Login?projectId=1446234) + Location:San Jose, California, US + Area of InterestSupply Chain + ... responsible for definition, strategic planning and development of Cisco Silicon One's ASIC 's tests. This includes wafer level, Final test and System level testing.… more
    Cisco (08/11/25)
    - Related Jobs
  • Senior ASIC Front End Infrastructure…

    NVIDIA (Santa Clara, CA)
    NVIDIA is seeking elite ASIC RTL/Verification ASIC engineers to develop the core Verification and RTL infrastructure of the world's leading GPUs. This position ... team of dedicated Infrastructure engineers continuously upgrades the NVIDIA Hardware design environment. We focus relentlessly on Infrastructure improvement so that… more
    NVIDIA (07/29/25)
    - Related Jobs
  • Senior ASIC Verification Engineer

    NVIDIA (Santa Clara, CA)
    …experience) + 5+ years of verification experience + Exposure to Computer Architecture, ASIC design and verification methodology is required + Strong ability with ... NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world's leading...working across many NVIDIA teams from software, to architecture, design , methodology, and more. The GPU is used in… more
    NVIDIA (07/11/25)
    - Related Jobs
  • Sr. Physical Design Verification…

    Amazon (Cupertino, CA)
    …rapid integration of emergent technologies. We're looking for an ASIC Physical Design Integration and Verification Engineer to join our backend team. The ... of the Cloud-Scale Machine Learning Acceleration team you'll be responsible for the design and optimization of Silicon and Hardware in our data centers including AWS… more
    Amazon (07/30/25)
    - Related Jobs
  • Senior ASIC Verification Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Verification Engineer ! NVIDIA is seeking an outstanding engineer to verify the design and implementation of the ... performance of PCIe and CXL designs + Understand the design , define the verification scope, develop the verification infrastructure,...the verification infrastructure, and verify the correctness of the design What we need to see: + BS or… more
    NVIDIA (07/20/25)
    - Related Jobs
  • Senior ASIC Engineer - DFX

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Engineer in the area of DFX ATPG flows and methodologies. Do you like to think creatively and enjoy solving challenges that ... from you! What you'll be doing: + Support the deployment of advanced Design -For-Test (DFT) and Automatic Test Pattern Generation (ATPG) solutions + Work with… more
    NVIDIA (07/26/25)
    - Related Jobs
  • Senior ASIC Timing Engineer

    NVIDIA (Santa Clara, CA)
    … tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior ASIC Timing Engineer to join our dynamic and growing team! If you are ... Engineering or equivalent experience. + 8+ years experience in Physical design /Timing. + Experience in full-chip/sub-chip Static Timing Analysis (STA), timing… more
    NVIDIA (06/10/25)
    - Related Jobs
  • Senior Software Engineer , ASIC

    NVIDIA (Santa Clara, CA)
    …years of EDA tool development in the verification field + Hands on experience with ASIC design and verification + Good with C++ and other programming languages ... stand out from the crowd: + Good understanding of Design for Testing including Scan/ATPG/JTAG. + Strong English communication....working for us. Are you a creative and autonomous engineer who loves a challenge? Come join our GPU… more
    NVIDIA (07/29/25)
    - Related Jobs