• R&D Engineer Adv Tech Dev

    Broadcom (San Jose, CA)
    …Parasitic extraction and simulation, abstract and LEF/DEF generation, LVS/ERC checks, physical verification + Conducting design reviews & creating slides and ... from manufacturing, technology and packaging **Job Description** + Provide design support for IP & ASIC to...release sign off + Provide support for timing, physical verification signoff to make IP & ASIC … more
    Broadcom (10/29/25)
    - Related Jobs

  • DFT Engineer

    Broadcom (San Jose, CA)
    …please Sign-In before you apply.** **Job Description:** **Principal DFT Engineer** Broadcom's ASIC Product Division is seeking candidates for a DFT position at our ... way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production. The candidate would… more
    Broadcom (09/05/25)
    - Related Jobs

  • FPGA Engineer, Platforms, Hardware

    Google (Sunnyvale, CA)
    …related field, or equivalent practical experience. + 4 years of experience working in an ASIC or FPGA design technical environment, or 3 years of experience with ... using Verilog or SystemVerilog. + Experience in the FPGA/ ASIC development lifecycle, including synthesis, timing closure, and logic...such as AXI4, Avalon etc. + Experience with FPGA design and verification tools (Vivado, Quartus) and… more
    Google (09/28/25)
    - Related Jobs

  • Hardware Engineer

    Meta (Menlo Park, CA)
    …issues **Preferred Qualifications:** Preferred Qualifications: 10. 6+ years of experience with designing ASIC verification & bring up hardware 11. 6+ years of ... and suppliers, to define product roadmap and program 2. Specify, design , and develop CPU/GPU/ ASIC based compute hardware solutions, and ASIC enabling… more
    Meta (10/16/25)
    - Related Jobs

  • Sr Principal DFT Application Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …who want to make an impact on the world of technology. We are looking for SoC/ ASIC Digital Design Engineer with experience in Design for Test (DFT). An ... testbenches. Requirements; US citizenship preferred. + Prior 5-15 years of professional experience in SoC/ ASIC Digital Design with focus on Design for Test… more
    Cadence Design Systems, Inc. (10/30/25)
    - Related Jobs

  • Software Engineer I

    Cadence Design Systems, Inc. (San Jose, CA)
    …function to bridge and gate-keep the full integration, validation, and characterization of ASIC , HW/PCB, SW, FW, and FPGA subsystems in the whole development cycle. ... also applies to system bring-up and testing, methodology development and verification . Key responsibilities + Leverage silicon verification platform and… more
    Cadence Design Systems, Inc. (10/08/25)
    - Related Jobs

  • R&D Engineer Hardware

    Broadcom (Irvine, CA)
    …package pin out feasibility studies, key component selection, schematic and layout design , fabrication and assembly, verification of the full system hardware, ... engineer to join our talented Hardware Systems Team to design development platforms for the test and validation of...for the test and validation of custom mixed signal ASIC 's. The role will encompass the full development platform… more
    Broadcom (09/26/25)
    - Related Jobs

  • Hardware Engineer, Platforms, University Graduate

    Google (Sunnyvale, CA)
    …Integrity etc.) to design the desired product. You will also work with ASIC /FPGA, software, and verification teams to ensure proper verification of ... Electronics, Electromagnetics basics) and PCB fundamentals (eg, stack-up, basic design rules, component footprints and libraries). **Preferred qualifications:** +… more
    Google (09/26/25)
    - Related Jobs

  • VLSI CAD Engineer

    NVIDIA (Santa Clara, CA)
    …of AI chips. You will have the chance to create novel flows for circuit design and verification to help expedite chip development. What you will be doing: ... and methodology around vendor EDA tools to streamline circuit design and verification workflows. + Support circuit...and Monte Carlo simulations. + Previous work in VLSI, ASIC , or EDA is a definite plus. + Ability… more
    NVIDIA (10/01/25)
    - Related Jobs

  • Digital FPGA Engineer Level 3 (AHT)

    Northrop Grumman (Acton, CA)
    …quickly and continuously drive innovation. The selected individual will work on FPGA and ASIC Design across the full product life cycle process. In this ... guaranteed, may be available.** **Roles and Responsibilities:** Responsible for research, design , and development for complex high speed digital designs. Support the… more
    Northrop Grumman (10/29/25)
    - Related Jobs