- Meta (Olympia, WA)
- **Summary:** Meta is hiring ASIC Formal Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... Post-Silicon teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Formal Verification Responsibilities: 1. Provide… more
- Meta (Olympia, WA)
- **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... and Post-Silicon teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and… more
- Amazon (Redmond, WA)
- …in the validation of ASIC implementations in Verilog/SystemVerilog . Run formal verification of complex blocks to ensure functional correctness . Work ... Matlab model : development or DV integration experience - Familiarity with formal verification techniques - Strong written and verbal skills Amazon is an equal… more
- Amazon (Redmond, WA)
- …Familiarity with UVM and Matlab . Ability to write assertions and exposure to Formal verification Amazon is an equal opportunity employer and does not ... blocks . Perform initial synthesis & timing analysis . Assist verification team in unit verification including test plan development . Assist with debug and… more
- Capgemini (Seattle, WA)
- **Job Role:** **SOC Design Verification Engineer ** **Job location: Seattle WA** **Job Description:** We are looking for SOC Design Verification Engineer ... + Experience in one or more of the following areas along with functional verification -SV Assertions, Formal , Emulation. + Experience in EDA tools and scripting… more
- Meta (Redmond, WA)
- …entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with a ... of the art IPs or SoCs. **Required Skills:** Design Verification Engineer Responsibilities: 1. Work with researchers...or more of the following areas along with functional verification - SV Assertions, Formal , Emulation. 11.… more