- SpaceX (Irvine, CA)
- Sr. ASIC Design Engineer (Silicon...VCS, Questa, IES), HDL Lint tools (eg Spyglass) and FPGA tools (eg Xilinx Vivado, Altera Quartus II) + ... possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in… more
- Arrow Electronics (San Jose, CA)
- **Position:** Senior ASIC Design Engineer (eInfochips Inc) **Job Description:** **What candidate will Be Doing:** + Map multi-million gate SoC designs ... or a related discipline. + A comprehensive understanding of ** FPGA design ** , with proven expertise in...design ** , with proven expertise in partitioning multi-million gate designs across multiple FPGAs. + Proficiency in **synthesis,… more
- Google (Mountain View, CA)
- …of hardware experiences, delivering unparalleled performance, efficiency, and integration. As an ASIC Design Verification Engineer , you will be part ... Experience with building verification methodologies that span simulation, emulation and FPGA prototypes + Experience with Interconnect Protocols (eg, AHB, AXI, ACE,… more
- Amazon (Cupertino, CA)
- …for in the United States. In Annapurna Labs we are at the forefront of hardware co- design not just in Amazon Web Services (AWS) but across the industry. The work we ... while also being deeply important to our customers. We design and build every component of our hardware and...use for accelerated computing: either Machine Learning acceleration, or FPGA acceleration. We get our hands dirty, from creating… more
- Amazon (Cupertino, CA)
- Description In Annapurna Labs we are at the forefront of hardware co- design not just in Amazon Web Services (AWS) but across the industry. The work we do is ... while also being deeply important to our customers. We design and build every component of our hardware and...use for accelerated computing through Machine Learning acceleration and FPGA acceleration. If you are interested in "building a… more
- Amazon (San Diego, CA)
- …. Write tests in C/C++ to execute on embedded CPU . Develop tests for FPGA and emulation platforms . Run formal verification of complex blocks to ensure functional ... correctness . Work with the design and communication systems team and participate in system level verification using test benches constructed using UVM, System C and… more
- The Boeing Company (Huntington Beach, CA)
- …us. Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ** ASIC and/or FPGA Design and Verification Engineers (Lead, Senior ... Strike, Surveillance and Mobility; and Autonomous Systems). As an ASIC / FPGA Engineer on the Boeing...HDL coding, and physical design realization (through gate -level netlists for ASIC designs) + Integrate… more
- Amazon (Sunnyvale, CA)
- …verification engineer . Create UVM verification simulation solutions. The FPGA verification engineer will work with FPGA design and systems teams to ... with few legacy constraints. The FPGA verification engineer will work with design and systems...or equivalent experience * 5+ years of experience in FPGA / ASIC design verification * Experience… more
- Silvus Technologies (Irvine, CA)
- …creates a pathway to a fulfilling career._ THE OPPORTUNITY Silvus is seeking a full-time Principal FPGA / RTL Design Engineer who will report to the Senior ... aimed at addressing challenging real-world communication needs. The Principal FPGA / RTL Design Engineer ...presentation skills. * Experience with wireless communication systems on FPGA or ASIC designs. The pay range… more
- Silvus Technologies (Irvine, CA)
- …pathway to a fulfilling career._ THE OPPORTUNITY Silvus is seeking a full-time **_Senior FPGA Design Engineer_** reporting to the _Director of FPGA ... research and development process from concept to field deployment. FPGA Design Engineers are responsible for the...Basic MATLAB skill. + Experience with communication systems on FPGA or ASIC designs. **COMPENSATION** _The pay… more
Recent Jobs
-
Executive Director, Laboratory Operations and Platforms
- Merck & Co. (Rahway, NJ)
-
Coupa Administrator
- vaco (Monterey Park, CA)
-
Director, Regulatory Affairs - Gene Therapy
- Insmed Incorporated (San Diego, CA)
-
Manager II
- BioAgilytix (San Diego, CA)