• Silicon Verification Engineer

    ManpowerGroup (Mountain View, CA)
    Our client, a leader in technology innovation, is seeking a Silicon Verification Engineer to join their team. As a Silicon Verification Engineer , you ... mindset, which will align successfully in the organization. **Job Title:** Silicon Verification Engineer **Location:** Mountain View, CA **What's the Job?** +… more
    ManpowerGroup (02/19/25)
    - Related Jobs
  • Design Verification Engineer

    Meta (Sunnyvale, CA)
    …the entire stack, through algorithms to architecture, transistors to firmware. As a Design Verification Engineer at Meta's Reality Labs, you will work with a ... multiple state of the art machine learning IPs. **Required Skills:** Design Verification Engineer - Machine Learning Accelerators Responsibilities: 1. Work with… more
    Meta (05/17/25)
    - Related Jobs
  • Design Verification Engineer

    Meta (Sunnyvale, CA)
    …entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with a ... for multiple state of the art IPs or SoCs. **Required Skills:** Design Verification Engineer Responsibilities: 1. Work with researchers and architects defining … more
    Meta (05/14/25)
    - Related Jobs
  • Design Verification Engineer

    Meta (Sunnyvale, CA)
    …the entire stack, from transistor, through architecture, to firmware, and algorithms.As a Design Verification Engineer at Meta Reality Labs, you will work with a ... test cases for multiple state of the art IPs. **Required Skills:** Design Verification Engineer (University Grad) Responsibilities: 1. Work with researchers and… more
    Meta (05/10/25)
    - Related Jobs
  • Design Verification Engineer

    Meta (San Diego, CA)
    …the entire stack, from transistor, through architecture, to firmware, and algorithms.As a Design Verification Engineer at Meta Reality Labs, you will work with a ... cases for multiple state of the art IPs. **Required Skills:** Design Verification Engineer Responsibilities: 1. Work with researchers and architects defining… more
    Meta (05/07/25)
    - Related Jobs
  • Functional Verification Applications…

    Siemens (Fremont, CA)
    …Applications Engineer (AE) position delivers technical expertise for Functional Verification of digital, mixed-signal, and analog IC chip designs based on ... who like to interact with and influence others, possess strong design and/or verification background, requiring both in depth knowledge of HDL and HVL, as well… more
    Siemens (05/17/25)
    - Related Jobs
  • Applications Engineer Consultant EDA…

    Siemens (Fremont, CA)
    …Applications Engineer (AE) position delivers technical expertise for Functional Verification of digital, mixed-signal, and analog IC chip designs based on ... across a range of areas from application engineering support and management, verification and validation of complex semiconductor ICs, system testing, and beyond? If… more
    Siemens (03/18/25)
    - Related Jobs
  • Mixed-Signal Design Verification

    Broadcom (San Jose, CA)
    …**Job Description:** + Broadcom is looking for a senior level Mixed Signal Design Verification engineer . In this highly visible role you will be working on ... ASIC for data center connectivity applications.Qualifications include: + BSc...Engineering 8+ years of experience in Mixed Signal Design Verification or MSc in Electrical Engineering or Computer Engineering… more
    Broadcom (05/03/25)
    - Related Jobs
  • Design Verification Engineer - FPGA…

    BAE Systems (San Diego, CA)
    …incentives may be available based on position level and/or job specifics. **Design Verification Engineer - FPGA - (Sign-on Bonus)** **112648BR** EEO Career Site ... testbenches in SystemVerilog/UVM, OVM, and/or VHDL + Experience with FPGA/ ASIC design and verification tools (Mentor Questa or Cadence) + Proven track record… more
    BAE Systems (04/30/25)
    - Related Jobs
  • Senior Design Verification Engineer

    BAE Systems (San Diego, CA)
    …may be available based on position level and/or job specifics. **Senior Design Verification Engineer - FPGA** **110464BR** EEO Career Site Equal Opportunity ... testbenches in SystemVerilog/UVM, OVM, and/or VHDL + Experience with FPGA/ ASIC design and verification tools (Mentor Questa or Cadence) + Proven track record… more
    BAE Systems (02/21/25)
    - Related Jobs