• Physical Design Engineer

    Broadcom (San Jose, CA)
    …Sign-In before you apply.** **Job Description:** **Broadcom is looking for a senior level ASIC physical design engineer . In this highly visible role, you will be ... speed clock constraints and specification.** + **Good understanding of physical design verification methodology to debug LVS/DRC issues at the chip and block… more
    Broadcom (09/26/25)
    - Related Jobs
  • EDA Workflow Optimization Engineer

    NVIDIA (Santa Clara, CA)
    …GPU in 1999 to reshape PC gaming and modern computer graphics. As an engineer in our EDA Workflow Optimization team, you will partner closely with our engineering ... full chip design process from inception through study, architecture, design, verification , emulation, layout, packaging, power-on and production. You will then guide… more
    NVIDIA (09/24/25)
    - Related Jobs
  • Sr. Embedded PHY SW Engineer , Wireless…

    Amazon (San Diego, CA)
    …inter-process communications between the L1 and L2 software stacks. - Work closely with ASIC design, Verification and MAC systems and software teams to support ... unserved and underserved communities around the world. As a Senior Modem Software Design Engineer you will be a part of the team participating in the definition as… more
    Amazon (09/10/25)
    - Related Jobs
  • Electrical Engineer (Signal and Power…

    Insight Global (San Jose, CA)
    Job Description We are seeking a highly experienced Electrical Engineer to perform a broad range of complex engineering functions related to the design, testing, and ... testing) High speed serial protocols (such as PCIe,) and verification testing PDN/Power Integrity (AC and DC) Design and...to work as part of a multi-disciplinary team (HW, ASIC , SW and Mechanical design engineers) Strong analysis and… more
    Insight Global (09/09/25)
    - Related Jobs
  • DFT Engineer

    Broadcom (San Jose, CA)
    …before you apply.** **Job Description:** Broadcom is looking for highly qualified DFT engineer . In this role you will be contributing to the highly integrated ... or Computer Engineering with 6+ years of experience in ASIC DFT development for serial high-speed data center networking....tools to generate verilog and ATE vectors and cross verification . + Experience with GLS and timing analysis. +… more
    Broadcom (09/03/25)
    - Related Jobs
  • Physical Design Methodology Engineer

    Amazon (Cupertino, CA)
    …AI services for our customers' businesses. We are seeking experienced Physical Design Engineer to build the next generation of our cloud server platforms. Our ... and sign-of. tools in TCL, Perl, and/or Python - Solid understanding of ASIC physical design, physical design flows, and methodologies including synthesis, place and… more
    Amazon (09/02/25)
    - Related Jobs
  • Senior Methodology Engineer , CAD Tool…

    NVIDIA (Santa Clara, CA)
    …a lasting impact on the world! We are currently looking for a Senior Methodology Engineer to develop and support our CAD tooling in our Circuit Solutions Group ! In ... EDA tool and design collaterals to streamline design and verification workflows + Work closely with design engineers to...out from the crowd: + Previous work in VLSI, ASIC , or EDA is a definite plus + Experience… more
    NVIDIA (07/22/25)
    - Related Jobs
  • Lead Application Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …to make an impact on the world of technology. Job Title: Lead Application Engineer Location: Tampere, Finland Reports to: AE Director Job Overview: This Digital IC ... ideal for someone with several years of hands on ASIC /IC design experience who is looking for a new...Logical Equivalency Checking + Low Power Design Implementation, SDC Verification + Place and Route + Parasitic Extraction, Timing… more
    Cadence Design Systems, Inc. (07/18/25)
    - Related Jobs
  • Senior Mask Design Engineer - Hardware

    NVIDIA (Santa Clara, CA)
    …love to hear from you! We are looking for a Senior Mask Layout Design Engineer , someone who is excited to join a growing and dynamic group of diverse individuals ... CMOS technologies using Cadence tools. + You'll work cross functionally with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.… more
    NVIDIA (07/16/25)
    - Related Jobs
  • Senior Software Engineer , Hardware Tools…

    NVIDIA (Santa Clara, CA)
    …work experience + Strong coding skills in C+ + + Good understanding of ASIC Design and understanding of Verilog RTL + Strong interpersonal and collaboration skills. ... to stand out from the crowd: + Prior experience in RTL design (Verilog), verification and synthesis. + Proficiency in C++, Perl, Python, Make scripting. + Knowledge… more
    NVIDIA (07/12/25)
    - Related Jobs