• Senior Mixed Signal Design Engineer

    NVIDIA (Santa Clara, CA)
    …Help by defining circuit requirements and complete design from schematic, layout , and verification to characterization. + Conduct schematic design of deep-submicron ... transistor design and verification using industry standard EDA tools such as Cadence virtuoso. + Optimize circuit to meet the specifications for system performance.… more
    NVIDIA (07/24/25)
    - Related Jobs
  • Principal, Design Engineering - Power

    Celestica (San Jose, CA)
    …interfaces, NPUs, FPGAs, High speed memory (DDR4/DDR5) and high-speed PCB layout . You will work with design, software/firmware, mechanical and thermal engineers. ... including BBU, except PSU. Base on specific requirement, including schematic and layout design + Architecture Lead and contribute to power delivery system… more
    Celestica (05/28/25)
    - Related Jobs
  • Senior Analog/mixed-signal IC Design Engineer…

    Cisco (San Jose, CA)
    …design, and module design. **Your Impact** + You will architect, design, layout , measure and productize ultra-deep sub-micron-based CMOS products. + You will lead ... and cable communications + Experience with FinFET technology + High-frequency layout experience a plus: Passive component design: inductors, + transformers,… more
    Cisco (08/08/25)
    - Related Jobs
  • Electrical Engineer, Level 4

    Snap Inc. (Palo Alto, CA)
    …electronics + Lead and contribute to technical design reviews + Supervise and review layout for PCB, Flex, and Rigid Flex designs + Debug hardware issues with ... component selection, schematic design, and familiarity with schematic capture and layout tools + Proficiency in design of battery operated systems including… more
    Snap Inc. (08/08/25)
    - Related Jobs
  • Sr. Analog Circuit Design Engineer

    Amazon (San Diego, CA)
    …you will be responsible for the architectural definition, design, simulation, layout , and extracted simulation for analog blocks including bandgaps, op-amps, ... above circuit blocks in deeply scaled CMOS/SiGe/SOI processes. Perform circuit layout , parasitic extraction, and run extracted simulation across various corners to… more
    Amazon (07/10/25)
    - Related Jobs
  • Senior Signal and Power Integrity Engineer…

    NVIDIA (Santa Clara, CA)
    …data from lab measurements and/or modelling tool/methodology updates. + Substrate and board layout SI guidelines creation, review and post layout SI extractions. ... use of tools/applications like ADS, Ansys Designer, JMP, Matlab, Cadence Allegro will be a plus. Ways to stand...timing budget methodologies. + Familiarity with PDN evaluation using layout extraction tools for packages and PCBs and spice-based… more
    NVIDIA (06/10/25)
    - Related Jobs
  • BGA PCB Design Engineer

    NVIDIA (Santa Clara, CA)
    …interfaces between PCB, package, and silicon. + Optimize BGA ballout and layout to achieve superior signal integrity, power integrity, impedance control, and minimal ... + Strong knowledge of signal integrity analysis and PCB layout design principles. + Excellent communication skills and the...6+ years experience in high-speed design. + Proficiency with Cadence Allegro or comparable PCB design tools. + Breadth… more
    NVIDIA (06/08/25)
    - Related Jobs
  • Senior/Principal IC Design Engineer Copper…

    Insight Global (Milpitas, CA)
    …and jitter performance targets Own block-level schematic design and verification in Cadence or Synopsys tools, driving designs to production silicon Collaborate with ... layout and system engineering teams to optimize performance while...helpful but secondary to circuit design) - Proficiency with Cadence or Synopsys design tools - Experience with Ethernet… more
    Insight Global (08/08/25)
    - Related Jobs
  • Physical Design Engineer - Synthesis, PNR, STA

    SanDisk (Milpitas, CA)
    …PNR, STA timing analysis, IRdrop power analysis, DRC/LVS verification. Experienced Cadence and Synopsys digital flow: Fusion compiler, DCG, ICC2, Innovus, PT, ... using PrimeClosure. + **DRC/LVS/Antenna verification** + Verify DRC/LVS/Antenna in PNR and Layout and fix violations. + **Team work and Communication:** + Good team… more
    SanDisk (08/08/25)
    - Related Jobs
  • RF & Microwave Design Engineering Manager

    Teledyne (Mountain View, CA)
    …VSS). + Design of RF components using ADS, MWO, HFSS, Sonnet, Spice or Cadence . + Evaluation and selection of devices appropriate to the applications and meeting the ... noise figure, power compression, spurious, and bandwidth. + Perform hardware layout , component evaluation, prototype construction, and test. + Prepare test methods… more
    Teledyne (07/03/25)
    - Related Jobs