• Sr. Principal ASIC/Analog Design Engineer

    Teledyne (Goleta, CA)
    …be tasked take the lead in the design and analysis of the entire chip . This includes designing the circuitry of the signal path (detector interface, amplifiers, ... with digital and layout engineers to ensure the entire chip works as intended the first time. Our design...Opportunity to develop your career with the world's leading company in thermal and sensing technology + At Teledyne… more
    Teledyne (07/03/25)
    - Related Jobs
  • SOC Design - STA, Hardware Compute Group

    Amazon (Sunnyvale, CA)
    …for STA, Crosstalk Delay and Crosstalk Noise analysis for digital ASIC/SoCs. * Full chip timing constraints development, full chip / Sub-System STA and Signoff ... shell and drive to automate flows. * Proficiency in chip front-end and back-end implementation tools such as Fusion...and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse,… more
    Amazon (08/01/25)
    - Related Jobs
  • Sr. ASIC Modem Design Engineer, Project Kuiper

    Amazon (Sunnyvale, CA)
    …of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. ... wireless system architecture in silicon from system specification to chip specification to RTL to optimizing timing / power...and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse,… more
    Amazon (07/12/25)
    - Related Jobs
  • Senior ASIC Design Engineer, Project Kuiper

    Amazon (San Diego, CA)
    …of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. ... wireless system architecture in silicon from system specification to chip specification to RTL to optimizing timing / power...and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse,… more
    Amazon (07/09/25)
    - Related Jobs
  • Sr. DSP and Wireless Systems Engineer, Digital RF…

    Amazon (San Diego, CA)
    …with RTL/RFIC designers, communication systems and software engineers to drive chip and system specifications . Develop and optimize HW/SW calibration algorithms ... characterization of RF Wireless SOC performance . Involve in chip bring-up in the lab and optimize conducted and/or...and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse,… more
    Amazon (06/28/25)
    - Related Jobs
  • Package Design Engineer

    Broadcom (San Jose, CA)
    …is seeking an experienced IC package-design engineer for complex flip- chip -BGA packages for industry-leading ASICs with high-speed SerDes and very-high-power ... prioritize, & track your work across 2+ projects simultaneously + General flip- chip BGA package design & engineering + Project management and customer interface… more
    Broadcom (08/19/25)
    - Related Jobs
  • Senior Firmware Engineer - Embedded Controller

    NVIDIA (Santa Clara, CA)
    …perceive and understand the world. Today, we are increasingly known as "the AI computing company ." We're looking to grow our company and establish teams with the ... platform firmware + Provide technical support to the EC Chip vendors and OEMs/ODMs + Partnering with the EC... vendors and OEMs/ODMs + Partnering with the EC Chip vendors to ensure products work best with NVIDIA… more
    NVIDIA (08/19/25)
    - Related Jobs
  • Principal Physical Design Engineer, ATG

    NVIDIA (Santa Clara, CA)
    …analysis, IR drop analysis, process nodes and experience of flow development and chip implementation all the way to GDS tapeout? Have you been an architect/team ... NVIDIA's need. This role will be located at our company headquarters in Santa Clara, CA. What you'll be...industry experience + Experience in large VLSI physical design chip implementation on advanced silicon node technologies + Track… more
    NVIDIA (07/31/25)
    - Related Jobs
  • Sr. IC Layout Designer (Silicon Engineering)

    SpaceX (Irvine, CA)
    …at the technical level, and will work with RFIC/mixed signal designers on full chip layout of custom analog and RFIC designs. RESPONSIBILITIES: + Work with the ... integrated circuit designers and chip leads to determine the chip floor...be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as… more
    SpaceX (09/02/25)
    - Related Jobs
  • Application Engineer (Masters - Santa Clara)

    Applied Materials (Santa Clara, CA)
    …global leader in materials engineering solutions used to produce virtually every new chip and advanced display in the world. We design, build and service ... of what is possible-while learning every day in a supportive leading global company . Visit our Careers website to learn more. At Applied Materials, we care… more
    Applied Materials (08/15/25)
    - Related Jobs