• Senior Physical Design Methodology Engineer

    NVIDIA (Santa Clara, CA)
    …of the GPU in 1999 sparked the growth of the PC gaming market , redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep ... + Participate in developing flow and tool methodologies for chip floorplan, power and clock distribution, chip ...for chip floorplan, power and clock distribution, chip assembly and P&R, timing analysis and closure, power… more
    NVIDIA (06/10/25)
    - Related Jobs
  • Senior Physical Design Methodology Engineer, PPA…

    NVIDIA (Santa Clara, CA)
    …of the GPU in 1999 sparked the growth of the PC gaming market , redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep ... analysis and back-end verification across multiple projects along with chip floorplan, power and clock distribution, chip ...with chip floorplan, power and clock distribution, chip assembly. + Extensive timing knowledge to support timer… more
    NVIDIA (06/10/25)
    - Related Jobs
  • Sr. ASIC Design Engineer, Cloud-Scale Machine…

    Amazon (Cupertino, CA)
    …resources here to help you develop into a better-rounded professional. Custom SoCs (System on Chip ) live at the heart of AWS Machine Learning servers. As a member of ... Curious" mindset About the team Custom SoCs (System on Chip ) live at the heart of AWS Machine Learning...this position ranges from $143,300/year in our lowest geographic market up to $247,600/year in our highest geographic … more
    Amazon (08/22/25)
    - Related Jobs
  • Security Engineer - Semiconductor, Devices…

    Amazon (Sunnyvale, CA)
    …used in Project Kuiper. This team partners with business team and performs chip level security testing, secure chip architecture design and advisory, system ... this position ranges from $136,000/year in our lowest geographic market up to $212,800/year in our highest geographic ...market up to $212,800/year in our highest geographic market . Pay is based on a number of factors… more
    Amazon (08/15/25)
    - Related Jobs
  • Sr Technical Program Manager - cryo hardware…

    Amazon (Pasadena, CA)
    …& signals teams are innovating to develop next generation hardware - from the chip package to the room temperature control electronics. We are looking for a senior ... for our cryogenic hardware and signals R&D activities (including chip cool down planning). - You will identify and...this position ranges from $133,900/year in our lowest geographic market up to $231,400/year in our highest geographic … more
    Amazon (08/08/25)
    - Related Jobs
  • PPS KPU Head

    Applied Materials (Santa Clara, CA)
    …global leader in materials engineering solutions used to produce virtually every new chip and advanced display in the world. We design, build and service ... the leader in materials engineering solutions used to produce virtually every new chip and advanced display in the world.** Our expertise in modifying materials at… more
    Applied Materials (08/07/25)
    - Related Jobs
  • Sr. Physical Design Verification Engineer,…

    Amazon (Cupertino, CA)
    …US, Europe, Singapore, and Japan, and customers across all industries. Custom SoCs (System on Chip ) live at the heart of AWS Machine Learning servers. As a member of ... methodologies using industry-standard EDA tools (Calibre, IC Validator) - Drive chip level physical verification sign-off and closure - Perform DRC (Design… more
    Amazon (07/30/25)
    - Related Jobs
  • Sr Software I&T Engineer , KGS Integrated Systems…

    Amazon (Northridge, CA)
    …verification at various products levels including but not limited to system-on- chip (SoC) calibration algorithm verification, silicon wafer and photonics test, test ... Experience with design or test of circuit boards with complex microcontrollers, system-on- chip (SOCs), or FPGAs - Experience in design verification of high-speed… more
    Amazon (07/25/25)
    - Related Jobs
  • Sr. SoC Design - EM/IR, Hardware Compute Group

    Amazon (Sunnyvale, CA)
    …Delivery Network and Standard Cell design. * Conduct detailed analysis of the PDN at Chip Top and block level to find and address potential IR (Voltage) drop issues ... shell and drive to automate flows * Proficiency in chip front-end and back-end implementation tools such as Fusion...this position ranges from $143,300/year in our lowest geographic market up to $247,600/year in our highest geographic … more
    Amazon (07/24/25)
    - Related Jobs
  • Staff Electrical Engineer

    Skyworks (San Jose, CA)
    …Power Amplifiers, Low Noise Amplifiers, RF Switches and Couplers, Filters and Multi- chip Module * Experience with filter design, multi- chip module/high-speed ... depend on relevant experience and skills, training and education, business needs, market demands, the ultimate job duties and requirements, and work location.… more
    Skyworks (07/09/25)
    - Related Jobs