• Foundry RF IC Technology Development…

    Broadcom (San Jose, CA)
    …hands-on experience in RF semiconductor device fabrication and operation, IC foundry process control, MMIC process integration , new technology qualification, ... **Job Description:** Senior RF IC technology pathfinder and applications support engineer supporting multiple RF IC technologies for cellular front-end module… more
    Broadcom (07/12/25)
    - Related Jobs
  • Staff Foundry Technology Reliability…

    Micron Technology, Inc. (Folsom, CA)
    …Python or equivalent scripting language is highly encouraged. + Good understanding of Process Technology and device physics of advanced CMOS device architecture ... and advance faster than ever. **Job Description:** The **Heterogeneous Integration Group (HIG** ) is a division within the...are seeking a motivated and experienced Si Foundry Interface Engineer to focus on the reliability assessment of new… more
    Micron Technology, Inc. (07/19/25)
    - Related Jobs
  • Sr Principal ROIC Semiconductor Yield…

    RTX Corporation (Goleta, CA)
    …+ Experience working in a semiconductor fab processing CMOS imaging sensor ROIC's as a process engineer , process integration engineer , or yield ... have an opportunity for a Sr Principal Semiconductor Yield Process Engineer to join a small team...7 years of engineering experience. + Experience in silicon process , integration , or yield engineering. + US… more
    RTX Corporation (07/03/25)
    - Related Jobs
  • AI/ML Engineer

    Actalent (San Diego, CA)
    Description As a Staff Software Engineer focused on AI and Machine Learning, you will lead the full lifecycle of designing, building, and deploying cutting-edge ... efficiency and precision. This role is ideal for a senior -level engineer who thrives on accountability and technical leadership-from early-stage prototyping to… more
    Actalent (08/12/25)
    - Related Jobs
  • Analog Design & Layout Engineer

    University of Southern California (Los Angeles, CA)
    …schematic capture, simulation, layout creation, and design rule compliance across various process technologies (eg, CMOS , BiCMOS, III-V). + Academic and Research ... Analog Design & Layout EngineerApply (https://usc.wd5.myworkdayjobs.com/ExternalUSCCareers/job/Marina-Del-Rey-CA/Analog-Design Layout- Engineer \_REQ20164538/apply) Viterbi School of Engineering Los Angeles, California… more
    University of Southern California (07/16/25)
    - Related Jobs
  • Memory Circuit Design Engineer

    Broadcom (Irvine, CA)
    …please Sign-In before you apply.** **Job Description:** **Memory Circuit Design Engineer ** We are looking for energetic and passionate memory design engineers ... and custom macros of all types on the bleeding edge of process technology. **Available Job Responsibilities** + Analyze different memory architectures and highlight… more
    Broadcom (06/11/25)
    - Related Jobs
  • Staff RFIC Design Engineer

    Skyworks (Irvine, CA)
    …device and process technologies, as well as experience in RF integration for wireless communication products. + General packaging knowledge on laminate, wire ... Staff RFIC Design Engineer Apply now " Date:Jul 30, 2025 Location:...RF switches for wireless applications using SOI, SiGe or CMOS technologies. + Develop circuit architecture, design, layout floor-planning,… more
    Skyworks (07/09/25)
    - Related Jobs
  • Senior ASIC Synthesis Engineer

    NVIDIA (Santa Clara, CA)
    Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group! Work as part of the advanced technology team to optimize design ... tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior ASIC Synthesis Engineer to join our dynamic and growing team! If you… more
    NVIDIA (07/01/25)
    - Related Jobs
  • Senior SERDES Design Engineer , Project…

    Amazon (San Diego, CA)
    …the world. Come work at Amazon! The Role: As Senior SERDES Design Engineer , you will engage with an experienced cross-disciplinary staff to conceive and design ... will: . Support the internal Kuiper teams in the integration and optimization of the various high-speed SERDES links...112Gbps PAM-4 SERDES IP into complex SoCs in advanced CMOS nodes Basic Qualifications - Bachelor's degree in Electrical… more
    Amazon (07/15/25)
    - Related Jobs
  • Senior Analog/mixed-signal IC Design…

    Cisco (San Jose, CA)
    Senior Analog/mixed-signal IC Design Engineer - Acacia Apply (https://jobs.cisco.com/jobs/Login?projectId=1443040) + Location:San Jose, California, US + Alternate ... received. Acacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G and 1T bit speed fiber optic… more
    Cisco (08/08/25)
    - Related Jobs