- Meta (Sunnyvale, CA)
- …SoC and IP for data center applications. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration 2. Micro-architecture ... **Summary:** Meta is hiring ASIC Design Engineers within our Infrastructure organization to build...development 3. RTL development using Verilog, System Verilog and HLS 4.… more
- Broadcom (San Jose, CA)
- …will be responsible for various key tasks in the areas of uArch and RTL design of cutting-edge network switch/routing Datapath designs. The day-to-day tasks for ... not limited to the following: 1). Defining in the microarchitecture and implementing design of datapath for L2/L3 Network Switching and routing ASICs and various… more
- Qualcomm (San Diego, CA)
- …to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer , you will define, model, design (digital and/or analog), optimize, verify, ... identify failures and performance issues, and collaborate with CAD, RTL , and Design teams to resolve them....scripting languages **Qualifications:** + Understanding of mobile chip architecture ( CPU , GPU, DDR, NOCs, etc.), basic RTL ,… more
- Amazon (Sunnyvale, CA)
- …tablets, Fire TV and Amazon Echo. What will you help us create? As a Sr. Design Verification Engineer at Amazon, you will be part of an advanced engineering and ... hardware for devices. The ideal candidate should have experience with RTL development environments, fluency in modern hardware description languages and verification… more
- quadric.io, Inc (Burlingame, CA)
- …What We Expect: Initiative, Collaboration, Completion Role As a member of our physical design methodology team you will be tasked with developing physical design ... process nodes. Responsibilities + Develop Quadric processor IP implementation scripts from RTL to GDS across multiple advanced process nodes. + Preform test chip… more
- Amazon (San Diego, CA)
- …a state of the art verification environment to facilitate testing of the RTL against reference Matlab/C models . Develop detailed test plans and write tests, ... . Write tests in C/C++ to execute on embedded CPU . Develop tests for FPGA and emulation platforms...blocks to ensure functional correctness . Work with the design and communication systems team and participate in system… more
- Qualcomm (San Diego, CA)
- …builds, run tests, identify failures and performance issues, and collaborate with CAD, RTL , and Design teams to resolve them. + Automate validation flows, ... Python or similar scripting languages **Qualifications:** + Understanding of mobile chip architecture ( CPU , GPU, DDR, NOCs, etc.), basic RTL , and exposure to… more
- Meta (Sunnyvale, CA)
- …with cross functional teams working on data center networking architecture, network system design , micro-architecture, RTL design , Design Verification, ... **Summary:** As an Networking ASIC Engineer on the Infrastructure silicon team at Meta,...approximate networking model development, performance analysis and correlation with design implementation 5. Provide expected key performance indicators for… more
- Qualcomm (San Diego, CA)
- …software engineers, and customers to solve the toughest issues spanning board design , SoC RTL , microcontroller firmware, OS/software, and process variation. We ... an experienced candidate for the position of SoC Debug Engineer . **Key Responsibilities** In this role, the candidate will...debug and root-cause analysis of failures at the board, RTL , FW, and SW levels in both Pre-Si (FPGA… more
- Qualcomm (San Diego, CA)
- …a Senior candidate for the position to perform of SoC Debug Engineer for Server/Compute/Mobile chipsets. **Key Responsibilities:** In this role, the candidate will ... , analyze failures at the embedded platform level. + RTL inspection and understanding of basic RTL ...PVT, Fmax, Vmin test methodology and hands-on experience + CPU and SoC architectures for Server/Compute/Mobile chipsets. + Hands… more
Recent Jobs
-
Postdoctoral Position in Hematology-Oncology - Pietras and Marquez-Garban Lab
- UCLA Fielding School of Public Health (Los Angeles, CA)
-
Principal S/w Configuration Management Engineer [Secret Cleared], Onsite
- Raytheon (Tucson, AZ)
-
Senior Diesel Mechanic
- WM (Conway, SC)
-
Sr. Program Planner I - Onsite
- Raytheon (Tucson, AZ)