• Senior Principal Design Verification…

    BAE Systems (San Diego, CA)
    …may be available based on position level and/or job specifics. **Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)** **113449BR** EEO Career ... advancing your career. BAE is looking for experienced senior level FPGA Design Verification Engineers who can plan, architect, and develop verification environments.… more
    BAE Systems (06/18/25)
    - Related Jobs
  • Principal FPGA Design Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …gate array intellectual properties (FPGA IPs) for Protium platform, including design , verification, integration, timing closure, documentation and releasing the ... of technology. Cadence is a pivotal leader in electronic design , building upon more than 30 years of computational...and fix internal regression failures for FPGA IPs. + Documentation of IPs Position Requirements/Qualifications: + Master degree in… more
    Cadence Design Systems, Inc. (07/09/25)
    - Related Jobs
  • System Design Engineer

    NVIDIA (Santa Clara, CA)
    …work, to amplify human creativity and intelligence. We are now looking for a System Design Engineer in the Graphics Product Team. In this role, you will be ... schematic, supervise PCB layout and system validation. + Handle documentation required to release the product to manufactures and...for better performance, and lower cost. + Improve the design flow together with the infrastructure team. What We… more
    NVIDIA (07/05/25)
    - Related Jobs
  • RFIC Design Engineer

    Qualcomm (San Diego, CA)
    …Qualcomm Technologies, Inc. **Job Area:** Engineering Group, Engineering Group > RFIC Design **General Summary:** Define, design and develop complex radio ... signal path and circuit topology analysis and detailed transistor-level design of highly-integrated transceivers and associated blocks for wireless applications,… more
    Qualcomm (07/16/25)
    - Related Jobs
  • High Speed SerDes RTL Design

    Broadcom (San Jose, CA)
    …cost over the project lifetime.** + **Experience in driving SOC level front end design specifications and other documentation in a clear and concise fashion.** + ... visible role, you will be responsible for leading the design and development of highly integrated SerDes solutions for...with 13+ years of experience in front end digital design for serial high-speed data center networking applications.** +… more
    Broadcom (07/11/25)
    - Related Jobs
  • SoC Design and Integration Engineer

    Qualcomm (San Diego, CA)
    …it wonderful timing to join our team. An ideal candidate will oversee definition, design , verification, and documentation for ASIC development for a variety of ... excellent analytical and technical skills. Besides ASIC and/or FPGA design experience, this professional need to be a great...to join a fast-paced SoC team responsible for RTL Design , flows and methodology for high performance ASICs in… more
    Qualcomm (06/21/25)
    - Related Jobs
  • Staff Design Quality Engineer

    Ford Motor Company (Irvine, CA)
    This position will use your expertise to expand the scope of Design Quality (AAR) across the entire vehicle development timeline. You will act as the voice of the ... role will fuse consumer science, branding and subjective attributes with established design and production quality techniques to deliver a world beating product -… more
    Ford Motor Company (05/21/25)
    - Related Jobs
  • VLSI Design Engineer for Server…

    Qualcomm (San Diego, CA)
    design techniques for speed and for power efficiency + Oversee definition, design , verification, and documentation for ASIC development for a variety of ... analytical and technical skills. Besides solid ASIC and/or FPGA design experience, this professional need to be a great...to join a fast-paced SoC team responsible for RTL Design , flows and methodology for high performance ASICs in… more
    Qualcomm (05/16/25)
    - Related Jobs
  • Principal FPGA Design Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …gate array intellectual properties (FPGA IPs) for Protium platform, including design , verification, integration, timing closure, documentation and releasing the ... with our customers. With Cadence(R) Protium (TM) prototyping platforms, design and verification teams can rapidly bring up a...and fix internal regression failures for FPGA IPs. + Documentation of IPs The ideal candidate will have the… more
    Cadence Design Systems, Inc. (05/06/25)
    - Related Jobs
  • Tool Design Engineer

    Actalent (Costa Mesa, CA)
    …efforts. * Create detailed CAD models, engineering drawings, and fabrication documentation . Skills Fixture design , Tool design , unigraphics ... references 3) 4-5 brief bullet points highlighting technical qualifications Description Design and build custom tools and fixtures that support PCB assembly,… more
    Actalent (07/04/25)
    - Related Jobs