• UVM/ SystemVerilog Design

    US Tech Solutions (Goleta, CA)
    …the internal components and send data. **Responsibilities** + As a UVM/ SystemVerilog Design Verification Engineer , you will own functional verification ... **Job Description:** + The project relates to the design and verification of a custom controller for analog components. The controller has interfaces such as… more
    US Tech Solutions (08/09/25)
    - Related Jobs
  • Senior ASIC Design Verification

    NVIDIA (Santa Clara, CA)
    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position ... voltage regulation and silicon correlation. + Own the unit and sub-system level verification of various IPs, create functional test plans, and verify using advanced … more
    NVIDIA (06/06/25)
    - Related Jobs
  • Design Verification Engineer

    Arrow Electronics (Mountain View, CA)
    **Position:** Design Verification Engineer **Job Description:** Principal Accountabilities * Responsible for architecting Verification Environment for ... SoC and providing verification support from defining verification plan to multi-million gate product tapeout & for...plan to multi-million gate product tapeout & for Test design and development * Develop complex self checking test… more
    Arrow Electronics (06/26/25)
    - Related Jobs
  • Senior Principal Design Verification

    BAE Systems (San Diego, CA)
    …may be available based on position level and/or job specifics. **Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)** **113449BR** ... advancing your career. BAE is looking for experienced senior level FPGA Design Verification Engineers who can plan, architect, and develop verification more
    BAE Systems (06/18/25)
    - Related Jobs
  • ASIC Design Verification

    Cisco (San Jose, CA)
    ASIC Design Verification Engineer , Technical Leader Apply (https://jobs.cisco.com/jobs/Login?projectId=1447177) + Location:San Jose, California, US + Area of ... With:** You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with … more
    Cisco (07/19/25)
    - Related Jobs
  • Senior Design Verification

    Microsoft Corporation (Mountain View, CA)
    …will manage and optimize the Cloud infrastructure. We are looking for a **Senior Design Verification Engineer ** . **Responsibilities** + Develop Test Plans ... and review with appropriate stakeholders (architecture, design , verification ) + Work with cross-discipline teams (systems, firmware, architecture, design , … more
    Microsoft Corporation (08/08/25)
    - Related Jobs
  • Design Verification Engineer

    Arrow Electronics (Sunnyvale, CA)
    **Position:** Design Verification Engineer (eInfochips Inc) **Job Description:** **Role: Design Verification Engineer ** **Location: Sunnyvale CA ... 8+ year of experience in UVM. + Experience in complete verification cycle which includes development of test plan, BFM/Driver/Monitor/Scoreboard component… more
    Arrow Electronics (06/11/25)
    - Related Jobs
  • FPGA Design / Verification

    Butler America (Sunnyvale, CA)
    FPGA Design / Verification Engineer Location: Sunnyvale, CA Job ID: #71390 Pay Range: $75-90 The selected candidate will be responsible for ASIC & FPGA ... development on R&D program. This engineer with have experience in developing, testing, and integrating...and technical direction to junior engineers. Overall contribution to design , simulation, verification , integration & test of… more
    Butler America (08/08/25)
    - Related Jobs
  • Sr. Physical Design Verification

    Amazon (Cupertino, CA)
    …scale and rapid integration of emergent technologies. We're looking for an ASIC Physical Design Integration and Verification Engineer to join our backend ... tools (Calibre, IC Validator) - Drive chip level physical verification sign-off and closure - Perform DRC ( Design... verification sign-off and closure - Perform DRC ( Design Rule Checking), LVS (Layout vs. Schematic), PERC (Programmable… more
    Amazon (07/30/25)
    - Related Jobs
  • ASIC Engineer , Design

    Meta (Menlo Park, CA)
    **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer , you will be part of a team working with the best… more
    Meta (08/01/25)
    - Related Jobs