• PCB Design Layout Engineer

    NVIDIA (Santa Clara, CA)
    …design and consideration for layout, routing, and timing constraints, DFM, DFA, and DFT constraints in volume manufacturing is helpful. + You should have an ... understanding of High-Density Interconnect PCB layout and PCB Signal Integrity. + Proven ability to work with a team while taking personal responsibility for your own contributions + Agility in changing focus as the needs of our effort evolve + Strong… more
    NVIDIA (11/12/25)
    - Related Jobs
  • Electronics Engineer Intern (Summer 2026)

    Ralliant (Hollister, CA)
    …+ Participate in Design for Manufacturability (DFM) and Design for Test ( DFT ) reviews. + Identify documentation gaps or process inefficiencies and recommend ... improvements. **Expected Learning Outcomes** + Exposure to aerospace/defense hardware development lifecycle + Understanding PCB and cable harness specifications and manufacturing considerations + Experience with engineering change control and documentation +… more
    Ralliant (10/29/25)
    - Related Jobs
  • Senior Electrical Engineer - ASIC/FPGA…

    RTX Corporation (El Segundo, CA)
    …projects with aggressive schedules and frequent milestones + Design for Test ( DFT ) and manufacturability issues + Experience with Unix, scripting, C/C++, and/or Perl ... Do you want to be a part of something bigger? A team whose impact stretches across the world, and even beyond? At Collins Aerospace, our Mission Systems team helps civilian, military and government customers complete their most complex missions - whatever and… more
    RTX Corporation (10/28/25)
    - Related Jobs
  • Sr. ASIC Design Engineer , Blink/Ring ASIC…

    Amazon (Sunnyvale, CA)
    …by running and tracking results of front-end tools including: Synthesis, Lint (RTL, DFT , UPF), Power Analysis and STA -Take the lead and work with verification ... teams to define functional coverage -Work with pre-silicon verification teams to assist in defining testplans/testbenches -Work with post-silicon validation teams to define and execute on testplans -Write high quality documents to guide and lead a scalable… more
    Amazon (10/18/25)
    - Related Jobs
  • System Level Product Development Engineer

    NVIDIA (Santa Clara, CA)
    …and spec validation. + Partner with other engineering groups including ASIC, DFT , ATE, silicon validation, fab process, software and quality teams to coordinate ... efforts and resolve silicon issues. + Initiate and drive process improvements/preventative actions through root cause analysis. + The ideal candidate will always look to improve workflows, products, functions and methodologies while working multi-functionally… more
    NVIDIA (09/20/25)
    - Related Jobs
  • ASIC Engineering Technical Leader

    Cisco (San Jose, CA)
    …Team** You will be part of the Silicon One development organization as an ASIC implementation engineer in San Jose, CA. As a member of this team you will be involved ... Impact** You will be the lead to drive the DFT /DFx and quality process through the early product life...Responsibilities:** + Responsible for development of the comprehensive Design-for-Test ( DFT ) & DFx solutions and architectures that support ATE… more
    Cisco (11/12/25)
    - Related Jobs
  • Senior Custom ASIC Engineering Lead

    Broadcom (Irvine, CA)
    …Sign-In before you apply.** **Job Description:** Are you a versatile, senior engineer capable of leading external and internal cross-functional teams in areas such ... as physical design, STA, DFT , and packaging? Have you taped out so many...Our ASIC products division is looking for a senior engineer to guide Customer teams designing challenging chips in… more
    Broadcom (11/06/25)
    - Related Jobs
  • ASIC Design Technical Leader - Design & Timing…

    Cisco (San Jose, CA)
    …to first customer shipments. **Your Impact** You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding of timing constraints, ... member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes. + Option to also do… more
    Cisco (11/18/25)
    - Related Jobs
  • Technical Lead, System Test Engineering (Hybrid)

    Cisco (San Jose, CA)
    …We are seeking a dedicated and proactive System Quality & Manufacturing Test Engineer to champion quality-focused support for both new and sustaining products, with ... experience with Design for Manufacturing (DFM) or Design for Test ( DFT ), and test planning for high-complexity products. **PREFERRED QUALIFICATIONS:** + Leadership… more
    Cisco (11/16/25)
    - Related Jobs