• Senior Math Libraries Engineer - Sparsity…

    NVIDIA (Santa Clara, CA)
    …Computer Science, Applied Math, or related field (or equivalent experience) + 6 + years of overall experience in developing, debugging and optimizing high-performance ... LLMs, Deep Learning methods and frameworks + Experience with low- level GPU performance optimization + Understanding of numerical linear...salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for… more
    NVIDIA (08/19/25)
    - Related Jobs
  • Sr. ML Kernel Performance Engineer , AWS…

    Amazon (Cupertino, CA)
    …of software, hardware, and machine learning systems, you'll bring expertise in low- level optimization, system architecture, and ML model acceleration. In this role, ... the Neuron architecture and programming models * Analyze and optimize kernel- level performance across multiple generations of Neuron hardware * Conduct detailed… more
    Amazon (08/15/25)
    - Related Jobs
  • Staff Skunkworks Manufacturing Test…

    Lockheed Martin (Palmdale, CA)
    …Can Imagine\. At Lockheed Martin Aeronautics, we're taking innovation to the next level \. From designing the most advanced air vehicle to designing aircraft that ... you must be a US Citizen for consideration\. **Clearance Level :** Secret with Investigation or CV date within 5...90 hours for holidays\. Represented full time employees accrue 6 \.67 hours of Vacation per month; accrue up to… more
    Lockheed Martin (08/15/25)
    - Related Jobs
  • Senior Hardware Engineer , Wafer Process…

    Google (Goleta, CA)
    …**Preferred qualifications:** + Master's degree in a related technical field. + 6 years of experience working in semiconductor device RandD or production ... Electro Mechanical Systems (MEMS) device fabrication, 3D integration, and wafer level packaging. + Experience with etching, thin film, materials characterization,… more
    Google (08/08/25)
    - Related Jobs
  • Senior Mixed Signal Design Engineer

    NVIDIA (Santa Clara, CA)
    …USD for Level 5, and 232,000 USD - 368,000 USD for Level 6 . You will also be eligible for equity and benefits (https://www.nvidia.com/en-us/benefits/) ... demonstrated ability working in high-speed I/O digital design, knowledge at protocol level (SATA, PCIE, USB) preferred + Have a deep understanding of Verilog… more
    NVIDIA (08/08/25)
    - Related Jobs
  • Senior Technologist high speed datapath & Circuit…

    SanDisk (Milpitas, CA)
    …Description** ESSENTIAL DUTIES AND RESPONSIBILITIES: + Architect and design circuits at transistor level and gate level for leading-edge 3D NAND flash memory, ... and high-speed data path circuit design. + Perform block level and full chip circuit simulations to meet all...performance, contribution and results; (4) geographic location; (5) shift; ( 6 ) internal and external equity; and (7) business and… more
    SanDisk (07/29/25)
    - Related Jobs
  • Staff Embedded Controls Engineer , Body…

    Ford Motor Company (Long Beach, CA)
    …and the option to purchase additional vacation time. This position is a leadership level 6 . For more information on salary and benefits, click here: ... software integration teams to bring up core functions and broadcast software level requirements to electrical hardware and systems teams. * Understand functional… more
    Ford Motor Company (07/29/25)
    - Related Jobs
  • Senior Systems Software Engineer , Data…

    NVIDIA (Santa Clara, CA)
    …Science, Computer Engineering, or Electrical Engineering (or equivalent experience). + 6 + years of "hands on" experience developing or maintaining Linux kernel, ... C++ and Python required + Experience with working with low- level hardware and software interfaces. + Experience working with...salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for… more
    NVIDIA (07/26/25)
    - Related Jobs
  • Principal design engineer , VLSI Design…

    SanDisk (Milpitas, CA)
    …for you. ESSENTIAL DUTIES AND RESPONSIBILITIES: + Architect and design circuits at transistor level and gate level for leading-edge 3D NAND flash memory focusing ... datapath circuit design and page buffers. + Perform block level and full chip circuit simulations to meet all...performance, contribution and results; (4) geographic location; (5) shift; ( 6 ) internal and external equity; and (7) business and… more
    SanDisk (07/17/25)
    - Related Jobs
  • Supportable Low Observable Engineer

    Lockheed Martin (Edwards AFB, CA)
    …technical/project solutions to both tactical and strategic program risks and issues\. A level 3 employee **Typically has 5 \- 10 years** of professional experience ... you must be a US Citizen for consideration\. **Clearance Level :** Secret with Investigation or CV date within 5...90 hours for holidays\. Represented full time employees accrue 6 \.67 hours of Vacation per month; accrue up to… more
    Lockheed Martin (07/12/25)
    - Related Jobs