• Design Engineering Director

    Cadence Design Systems, Inc. (San Jose, CA)
    …skills and Experience in using lab equipment such as Oscilloscopes, Bit Error Rate Testers, Protocol Exercisers, Analyzers. + Proficient with Ethernet, PCIe, UCIe ... standards and Protocols. Proven experience to interpret the standard's specification to develop Electrical and Protocol, Interoperability and Compliance test suites to validate the silicon. + Ability to isolate the PHY and controller (MAC/PCS) features to… more
    Cadence Design Systems, Inc. (10/07/25)
    - Related Jobs

  • Senior Product Manager - Observability…

    NVIDIA (Santa Clara, CA)
    …and executive audiences. + Data-driven approach: defines SLIs/SLOs, manages error budgets, and develops value models. + Strong cross‑functional execution: ... writes clear specs and PRDs, produces GTM collateral, and leads agile processes. Ways to stand out from the crowd: + Masters/Phd or Expertise in distributed systems, performance modeling, or fault‑tolerant computing. + Experience with MLOps and LLMOps… more
    NVIDIA (10/07/25)
    - Related Jobs