• Senior Circuit Design Engineer

    NVIDIA (Santa Clara, CA)
    …this next wave of computing. We are now looking for a motivated Senior Circuit Design Engineer in Power Modeling and Simulation to join our dynamic and growing ... What you'll be doing: + Participate in innovative Processor design in deep submicron technologies. + Work as part...Model and simulate power delivery networks (PDN) from die level all the way to platform level .… more
    NVIDIA (08/29/25)
    - Related Jobs
  • Sr. RTL Design Engineer - Wireless…

    Amazon (Sunnyvale, CA)
    …underserved communities around the world. Come work at Amazon! We're hiring a Sr. RTL Design Engineer - Wireless Modem within a high performance ASIC design ... to RTL to optimizing timing / power to chip level validation. . Develop solutions optimizing customer experience (throughput,...and system engineers to drive hardware micro-architecture. - Lead design of 1 or more DSP data path modules… more
    Amazon (10/07/25)
    - Related Jobs
  • Mechanical Engineer , Structural Analysis…

    General Atomics (San Diego, CA)
    …and satellite orbital activities. We are looking for an experienced engineer with structural analysis experience dealing with military and airborne systems ... and other various systems. + Ability to perform and lead junior engineers through mechanical designs including: structural analysis, structural dynamics, thermal… more
    General Atomics (09/10/25)
    - Related Jobs
  • Senior Design for Debug Architect…

    NVIDIA (Santa Clara, CA)
    …looking for a Senior Design for Debug (DFD) Architect and Methodology Engineer ! NVIDIA is seeking a DFD Architect to implement hardware and software solutions to ... teams at NVIDIA. + Work closely with software, architecture, design , verification, and silicon validation teams. + Train and...verification, and silicon validation teams. + Train and mentor junior engineers and the team in silicon debug. +… more
    NVIDIA (09/10/25)
    - Related Jobs
  • ASIC Engineer , IP Design , Silicon

    Google (Mountain View, CA)
    ASIC Engineer , IP Design , Silicon _corporate_fare_ Google _place_ Mountain View, CA, USA **Mid** Experience driving progress, solving problems, and mentoring ... more junior team members; deeper expertise and applied knowledge within...practical experience. + 8 years of experience with RTL design using Verilog/System Verilog and microarchitecture. + Experience with… more
    Google (10/03/25)
    - Related Jobs
  • Senior Circuit Design Engineer

    NVIDIA (Santa Clara, CA)
    …impact on the world! What you'll be doing: + Participate in cutting edge Processor design in deep submicron technologies. + Work as part of a global circuits team to ... design the state of the art in silicon monitors...next generation GPUs. + Be a mentor/technical lead for junior team members. What we need to see: +...salary range is 136,000 USD - 212,750 USD for Level 3, and 168,000 USD - 264,500 USD for… more
    NVIDIA (10/11/25)
    - Related Jobs
  • Engineer II - Software Design

    Abbott (Pleasanton, CA)
    …people to restore their health and get on with their lives. As the Engineer II, Software Design Assurance you will responsible for supporting product development ... engineering tasks and providing quality engineering support for software. This junior - level position emphasizes document reviews, traceability analysis, and risk… more
    Abbott (10/11/25)
    - Related Jobs
  • Design Verification Engineer

    Arrow Electronics (Mountain View, CA)
    **Position:** Design Verification Engineer **Job Description:** Principal Accountabilities * Responsible for architecting Verification Environment for ASIC SoC ... plan to multi-million gate product tapeout & for Test design and development * Develop complex self checking test...resource for colleagues with less experience * Represents the level at which career may stabilize for many years… more
    Arrow Electronics (09/25/25)
    - Related Jobs
  • Principal Systems Design Engineer

    Micron Technology, Inc. (Folsom, CA)
    …faster than ever. **What's Encouraged Daily:** + Responsible for floorplanning the full chip level . + Responsible for design partitioning. + Responsible for top ... to meet project schedule/achievements in multiple project environment. + Ability to guide junior team-members in their execution of Sub block- level layouts &… more
    Micron Technology, Inc. (08/22/25)
    - Related Jobs
  • Integration Tester and Junior Developer

    SAIC (San Diego, CA)
    **Description** SAIC is looking for an **Integrated Test Engineer / Jr Developer** to support the CCS team in **San Diego, CA** . In this role, you will verify ... Create automation test suites using Python and Selenium. + Design and code simulation programs using Python to test...Bash scripting, Python, Docker, Selenium, Red Hat Linux. + POR- level test plans, reports, and installation procedures. + ACAT… more
    SAIC (10/04/25)
    - Related Jobs