• Senior Signal Integrity Engineer…

    Palo Alto Networks (Santa Clara, CA)
    …Experience** + Strong background in hands-on design and validation of high-speed PCB and ASIC package development + Power integrity design and analysis and ... and PCB layout rules: perform pre- and post-route signal integrity analysis of ASIC and multi-chip-module designs...ASIC and multi-chip-module designs + Model and analyze power delivery networks for ASIC /package/module and PCB… more
    Palo Alto Networks (07/26/25)
    - Related Jobs
  • Senior Engineer, System Architecture…

    Palo Alto Networks (Santa Clara, CA)
    …innovation and collaboration, to execution. From showing up for each other with integrity to creating an environment where we all feel included. As a member ... few! At Palo Alto Networks, we believe in the power of collaboration and value in-person interactions. This is...Development - Assembler, Debugger, Simulator + Infrastructure to support ASIC team development and verification + ASIC more
    Palo Alto Networks (08/08/25)
    - Related Jobs
  • Senior High-Performance ASIC Timing…

    NVIDIA (Santa Clara, CA)
    …and timing methodologies. + Finding the right tradeoffs and balance between power /area/congestions/etc. What we need to see: + BS (or equivalent experience) in ... 5+ years' experience or MS (or equivalent experience) with 3+ years' experience in ASIC Design and Timing + Hands-on experience in STA tools, ECO implementation, and… more
    NVIDIA (06/24/25)
    - Related Jobs
  • Senior Signal and Power

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in ... you'll be doing: + Work on crafting creative Signal Integrity solutions to complex system design problems + System-level...components in 3D EM tools. + Design and optimize Power Delivery Network (PDN) across packages and PCBs. +… more
    NVIDIA (07/23/25)
    - Related Jobs
  • Senior Signal and Power

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in ... you'll be doing: + Work on crafting creative Signal Integrity solutions to complex system design problems. + Modeling...in a dynamic cross-functional role to optimize package, PCB, ASIC , mixed signal circuit. What we need to see:… more
    NVIDIA (08/15/25)
    - Related Jobs
  • Senior Signal and Power

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in ... you'll be doing: + Work on crafting creative Signal Integrity solutions to complex system design problems. + Modeling...in a dynamic cross-functional role to optimize package, PCB, ASIC , mixed signal circuit. What we need to see:… more
    NVIDIA (07/11/25)
    - Related Jobs
  • Senior Applied Power Architect - GPU

    NVIDIA (Santa Clara, CA)
    …+ Analyze peak current, Di/Dt, IR and EM requirements, and collaborate closely with ASIC designers, Power Integrity , Packaging experts and Product engineers ... power AI, Automotive, GeForce, and Mobile products. We are looking for a Senior Applied Power Architect - GPU. What you'll be doing: + You will be responsible… more
    NVIDIA (05/28/25)
    - Related Jobs
  • Senior System Performance and Power

    NVIDIA (Santa Clara, CA)
    power /performance optimization. + Strong EE fundamentals on digital design, low power design, DVFS, control systems, signal integrity , timing, and micro ... be doing: + Build roadmaps of system level features to address low power , low noise, perf/watt efficient product needs by doing prototyping, use case analysis,… more
    NVIDIA (06/20/25)
    - Related Jobs
  • Senior Timing Methodology Engineer

    NVIDIA (Santa Clara, CA)
    …Block Activity Power , and Dynamic Voltage-Frequency Scaling (DVFS), CDC, signal/ power integrity , etc. + Understanding of 3DIC, stacking, packing, ... human inventiveness and intelligence. We are seeking an innovative Senior Timing Methodology Engineer to help drive sign-off strategies...Work on various aspects of STA, constraints, timing and power optimization. What We Need To See: + MS… more
    NVIDIA (07/19/25)
    - Related Jobs
  • Senior Package Layout Engineer - Hardware

    NVIDIA (Santa Clara, CA)
    NVIDIA's GPUs and SOCs are the world leaders in power , performance and efficiency. We are continually innovating to deliver new and creative, unusual solutions to ... To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making...Layout team, you will collaborate to implement high speed/density ASIC packages. + Perform substrate breakout patterns for … more
    NVIDIA (07/10/25)
    - Related Jobs