• R&D IC Design Engineer

    Broadcom (Irvine, CA)
    …that enable Physical Layer Products for High Speed Optical Communication. architect block level design specifications from the marketing requirements and/or system ... plans for design validation Perform design tradeoff analysis - leakage, dynamic power , die size, schedule, resource, priority, etc. silicon bring up and validation,… more
    Broadcom (12/30/25)
    - Related Jobs
  • R&D IC Design Engineer

    Broadcom (Irvine, CA)
    …design which enables 10Gbps/40Gbps/100Gbps/400Gbps backplane/cable/optical fiber communication + architect block level design specifications from the marketing ... validation + Perform design tradeoff analysis - leakage, dynamic power , die size, schedule, resource, priority, etc. + silicon...years of work experience._ + Good knowledge of ARM subsystem + Good knowledge of high speed digital circuit… more
    Broadcom (12/30/25)
    - Related Jobs
  • Lead Applications Engineer - DDR Design IP

    Cadence Design Systems, Inc. (San Jose, CA)
    …helping set the standard on IP products that get integrated in SoCs that power the world's Data Centers, Automobiles, Cloud and Wireless Systems. We offer amazing ... use your knowledge of different memory interface standards to architect memory solutions for customers using Cadence DDR IP...must Nice to have : . Experience on memory subsystem verification and/or performance analysis . Knowledge of System… more
    Cadence Design Systems, Inc. (01/02/26)
    - Related Jobs
  • Senior Semiconductor Industry Hi-Tech Consulting…

    Amazon (Palo Alto, CA)
    …customers' cloud, EDA, manufacturing, and digital transformation capabilities * Architect innovative solutions that optimize performance, efficiency, and agility ... trust our robust suite of products and services to power their businesses. Inclusive Team Culture - Here at...years of practical semiconductor design work including full-chip and subsystem integration experience - 4+ years of professional work… more
    Amazon (12/17/25)
    - Related Jobs
  • Senior Applications Engineer - DDR Design IP

    Cadence Design Systems, Inc. (San Jose, CA)
    …helping set the standard on IP products that get integrated in SoCs that power the world's Data Centers, Automobiles, Cloud and Wireless Systems. We offer amazing ... roles, you will use your knowledge of different memory interface standards to architect memory solutions for customers using Cadence DDR IP. This role offers the… more
    Cadence Design Systems, Inc. (10/11/25)
    - Related Jobs