• Systems Engineer , Gateway Test…

    Amentum (Houston, TX)
    …and executing Test and Verification activities for the Gateway Program. The ** Systems Engineer , Gateway Test and Verification ** will: + Work with ... a seasoned Systems Engineer with experience planning, developing...development of space systems requirements documents including Verification and Validation documents. + Experience with… more
    Amentum (03/26/25)
    - Related Jobs

  • Sr. Design Verification Engineer…

    SpaceX (Bastrop, TX)
    … engineer who will work alongside world-class cross-disciplinary teams ( systems , firmware, architecture, design, validation , product engineering, ASIC ... Sr. Design Verification Engineer (Silicon Engineering) Bastrop, TX...code and functional coverage closure + Contribute towards pre-silicon verification , chip bring-up and post-silicon validation +… more
    SpaceX (04/15/25)
    - Related Jobs

  • System Verification Engineer

    IBM (Austin, TX)
    …IBM, where growth and innovation thrive. **Your role and responsibilities** As a System verification engineer you will play a crucial role in ensuring the ... processor and system We are looking for a System verification engineer to be part of a...methodologies (4+ years) . Proven experience in system characterization, verification or validation . . Ability to manage… more
    IBM (04/16/25)
    - Related Jobs

  • ASIC Engineer , Design Verification

    Meta (Austin, TX)
    **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design ... On Chip (SoC) for data center applications.As a Design Verification Engineer , you will be part of... like Mercurial(Hg), Git or SVN. 18. Experience with verification of ARM/RISC-V based sub- systems or SoCs.… more
    Meta (04/18/25)
    - Related Jobs

  • ASIC Engineer , Design Verification

    Meta (Austin, TX)
    **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design ... On Chip (SoC) for data center applications.As a Design Verification Engineer , you will be part of... - SV Assertions, Formal, Emulation 18. Experience with verification of ARM/RISC-V based sub- systems or SoCs… more
    Meta (03/20/25)
    - Related Jobs

  • ASIC Engineer , Design Verification

    Meta (Austin, TX)
    **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design ... On Chip (SoC) for data center applications.As a Design Verification Engineer , you will be part of... like Mercurial(Hg), Git or SVN 16. Experience with verification of ARM/RISC-V based sub- systems or SoCs… more
    Meta (03/09/25)
    - Related Jobs

  • ASIC Engineer , Design Verification

    Meta (Austin, TX)
    **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design ... On Chip (SoC) for data center applications.As a Design Verification Engineer , you will be part of...like Video, AI/ML and Networking designs. 17. Experience with verification of ARM/RISC-V based sub- systems or SoCs.… more
    Meta (02/04/25)
    - Related Jobs

  • ASIC Engineer , Design Verification

    Meta (Austin, TX)
    **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. As a Design Verification Engineer , you will be part ... teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Develop functional tests based… more
    Meta (02/12/25)
    - Related Jobs

  • Sr. Principal Design verification…

    Cadence Design Systems, Inc. (Austin, TX)
    …required > Minimum 10 years of experience in Processor based full chip verification / IP Verification Knowledge of Verilog/System Verilog, digital simulation and ... digital design fundamentals Skilled in many aspects of digital verification such as constrained random verification process,...is a plus Experience with RTL to Post Silicon Validation DV methodologies/flows is a plus Experience with perl,… more
    Cadence Design Systems, Inc. (02/04/25)
    - Related Jobs

  • Design Verification Engineer

    Meta (Austin, TX)
    …entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with a ... for multiple state of the art IPs or SoCs. **Required Skills:** Design Verification Engineer Responsibilities: 1. Work with researchers and architects defining … more
    Meta (02/12/25)
    - Related Jobs