• Sr. ASIC Modem Design Engineer, Project Kuiper

    Amazon (Sunnyvale, CA)
    …of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. ... wireless system architecture in silicon from system specification to chip specification to RTL to optimizing timing / power...and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse,… more
    Amazon (07/12/25)
    - Related Jobs
  • Senior ASIC Design Engineer, Project Kuiper

    Amazon (San Diego, CA)
    …of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. ... wireless system architecture in silicon from system specification to chip specification to RTL to optimizing timing / power...and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse,… more
    Amazon (07/09/25)
    - Related Jobs
  • Sr. DSP and Wireless Systems Engineer, Digital RF…

    Amazon (Redmond, WA)
    …with RTL/RFIC designers, communication systems and software engineers to drive chip and system specifications . Develop and optimize HW/SW calibration algorithms ... characterization of RF Wireless SOC performance . Involve in chip bring-up in the lab and optimize conducted and/or...and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse,… more
    Amazon (06/28/25)
    - Related Jobs
  • Senior Design Verification Engineer, HW Compute…

    Amazon (Sunnyvale, CA)
    …methodology and implementing the corresponding test plan for sub-systems and the full chip . You will participate in the design verification and bring-up of the ... chip and subsystems by writing relevant assertions, debugging code,...and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse,… more
    Amazon (06/24/25)
    - Related Jobs
  • Staff R&D Engineer Adv Tech Dev

    Broadcom (San Jose, CA)
    …use of various EDA offerings from major EDA suppliers in semiconductor industry for IP and chip design + Working knowledge of IP and chip design flow for analog ... for validation before product manufacturing + Provide design rule reviews for IP, chip , and package designs for product release sign off + Provide support for… more
    Broadcom (07/11/25)
    - Related Jobs
  • Server RAS Architect

    Qualcomm (Santa Clara, CA)
    ** Company :** Qualcomm Technologies, Inc. **Job Area:** Engineering Group, Engineering Group > CPU Engineering **General Summary:** Hiring in Multiple loctaions: ... server SoCs. + In-depth understanding of the interaction of on- chip errors and error handling flows with system firmware/software...to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees… more
    Qualcomm (07/08/25)
    - Related Jobs
  • Principal Systems Engineer

    Skyworks (Austin, TX)
    Principal Systems Engineer Apply now " Date:Jul 23, 2025 Location: Austin, TX, US Company : Skyworks If you are looking for a challenging and exciting career in the ... group of system design engineers skilled in high speed PCB designs, Multi- chip -module designs (both designs need expertise in signal integrity analysis and design,… more
    Skyworks (07/06/25)
    - Related Jobs
  • DFT Engineer - CPU

    Qualcomm (Santa Clara, CA)
    ** Company :** Qualcomm Technologies, Inc. **Job Area:** Engineering Group, Engineering Group > CPU Engineering **General Summary:** As a leading technology innovator, ... all. As a DFT Engineer you will work with chip architects, chip designers, implementation engineers and...to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees… more
    Qualcomm (07/04/25)
    - Related Jobs
  • Principal PCB & Substrate Layout Engineer

    PDS Defense (Phoenix, AZ)
    …power, digital, analog, and RF signals across multiple die (primarily flip- chip ) * Hands on high-speed, multi-layer packaging, high-density interconnects (HDI), ... of: The team responsible for the rapid development of affordable, chip -scale, secure, open system architecture devices. This leading-edge capability also addresses… more
    PDS Defense (06/27/25)
    - Related Jobs
  • ASIC Design Lead (Hardware Security)

    Qualcomm (San Diego, CA)
    ** Company :** Qualcomm Technologies, Inc. **Job Area:** Engineering Group, Engineering Group > ASICS Engineering **General Summary:** As a leading technology ... are elegantly engineered for optimal performance and power consumption. Our system-on- chip solutions like Snapdragon bring together CPU, GPU, connectivity, security,… more
    Qualcomm (06/18/25)
    - Related Jobs