- Google (Sunnyvale, CA)
- …with an emphasis on computer architecture. + 6 years of experience with silicon design verification. + Experience contributing across the entire design ... ASIC Design Verification Engineer , Machine Learning _corporate_fare_...part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU.… more
- ManpowerGroup (Redmond, WA)
- Our client, a leader in the semiconductor industry, is seeking a Hardware Design & Validation Engineer - AI Semiconductor Systems to join their team. As a ... Hardware Design & Validation Engineer , you will be...SoCs, including image and video processing components. + Perform post- silicon and FPGA validation, including test planning, execution, and… more
- Amazon (Sunnyvale, CA)
- Description Join the team which delivers highly differentiated silicon into Amazon Cameras and Doorbells. Our team works on state-of-the art SoCs in a vertically ... verification/validation environment that is used to perform architectural modeling to post- silicon validation. The team works backwards from customer requirements to… more
- Palo Alto Networks (Santa Clara, CA)
- …relationships, and the kind of precision that drives great outcomes. **Your Career** As a Design Verification engineer on the ASIC team, you will ensure that the ... per week. **Your Impact** + Collaborate with engineers in software, architecture, design , and verification teams to create comprehensive pre- silicon verification… more
- Broadcom (Irvine, CA)
- …RTL coding, Lint checks, CDC, Synthesis, Equivalency checking, STA, RTL/gate level simulations & silicon debug Scripting for various IC design tasks such as STA, ... Layer Products for High Speed Optical Communication. architect block level design specifications from the marketing requirements and/or system requirements prepare… more
- Broadcom (Irvine, CA)
- …equivalency checking, STA result review, CDC checks, Lint checks, RTL/gate level simulations & silicon debugging + scripting for various IC design tasks such as ... apply.** **Job Description:** + This opening work on chip design which enables 10Gbps/40Gbps/100Gbps/400Gbps backplane/cable/optical fiber communication + architect… more
- Broadcom (Fort Collins, CO)
- …please Sign-In before you apply.** **Job Description:** Be part of the Custom Silicon Design Team within Broadcom's ASIC Products Division in beautiful Fort ... 1 GHz, from concept through production. **Role Overview** This Design Engineering position focuses on the physical implementation of...design cycle - from RTL to GDSII and silicon bring-up. + Interface with customers and internal stakeholders… more
- NVIDIA (Santa Clara, CA)
- We are now looking for an ASIC Design Engineer ! NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's ... impact on the world. Join NVIDIA as an ASIC Design Engineer , influencing product lines spanning consumer...in RTL, and deliver a fully verified, synthesis/timing clean design . + Support post- silicon validation activities. +… more
- NVIDIA (Santa Clara, CA)
- …circuit/mask designers, provide floorplan and layout guidelines + Support lab characterization of silicon + Tackle challenges of circuit design in deep submicron ... understanding of deep submicron CMOS process and related circuit design issues + Experience in silicon bring-up,...related circuit design issues + Experience in silicon bring-up, debugging and use of lab instrumentation is… more
- Cadence Design Systems, Inc. (San Jose, CA)
- …and innovators who want to make an impact on the world of technology. Design Engineer - Emulation & High-Speed Interfaces Palladium Solutions Development Why ... emulation and verification solutions-and we're looking for a seasoned Design Engineer to help lead the way....verification environments that enable early software bring-up and accelerate silicon success. What You'll Do + Lead the development… more
Recent Jobs
-
Engineer High Performance Control Room Solutions
- Emerson (Pittsburgh, PA)
-
Software Engineer (lead) - level 4
- Northrop Grumman (Fairfax, VA)
-
Sr. Manager of Software Engineering
- JPMorgan Chase (Wilmington, DE)