• Senior ASIC Physical Design…

    NVIDIA (Santa Clara, CA)
    …work, to amplify human inventiveness and intelligence. We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If ... and/or full chip level. + Help in driving frontend and backend implementation including synthesis, equivalence checking, floor-planning, timing constraints, … more
    NVIDIA (08/23/25)
    - Related Jobs
  • Senior ASIC Timing Engineer

    NVIDIA (Santa Clara, CA)
    …tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior ASIC Timing Engineer to join our dynamic and growing team! If ... timing such as timing constraints, timing analysis, timing convergence, and ECO implementation . What we need to see: + Hold a BS in Electrical or… more
    NVIDIA (09/09/25)
    - Related Jobs
  • Senior High-Performance ASIC Timing

    NVIDIA (Santa Clara, CA)
    …for all aspects of timing including setting up timing constraints, timing analysis and closure, ECO implementation , and timing methodologies. + ... MS (or equivalent experience) with 3+ years' experience in ASIC Design and Timing + Hands-on experience...Timing + Hands-on experience in STA tools, ECO implementation , and timing closure of high-speed designs.… more
    NVIDIA (06/24/25)
    - Related Jobs
  • Senior ASIC Timing Engineer

    NVIDIA (Westford, MA)
    …amplify human inventiveness and intelligence. NVIDIA is looking for best-in-class Senior ASIC Timing Design Engineers to join our outstanding Networking Silicon ... to gds2, including synthesis, equivalence checking, floor-planning, timing constraints, timing and power convergence, and ECO implementation . What we need… more
    NVIDIA (08/13/25)
    - Related Jobs
  • ASIC Implementation Engineer

    Meta (Sunnyvale, CA)
    Implementation Engineers within our Infrastructure organization. **Required Skills:** ASIC Implementation Engineer - Static Verification ... TCL, and Make 17. Experience with SOC Design Integration and Front-End Implementation 18. Knowledge of Timing /physical libraries, SRAM Memories 19. Experience… more
    Meta (08/01/25)
    - Related Jobs
  • ASIC and/or FPGA Design & Verification…

    The Boeing Company (Tukwila, WA)
    …Missiles & Weapons; Strike, Surveillance and Mobility; and Autonomous Systems). As an ASIC /FPGA Engineer on the Boeing Electronic Products team you will develop ... of ASIC /FPGA design or verification experience + Experience with ASIC /FPGA architectural definition, and detailed design implementation and functional… more
    The Boeing Company (09/04/25)
    - Related Jobs
  • Sr. SOC/ ASIC Physical Design…

    SpaceX (Irvine, CA)
    …world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation ). In this role, you will be ... Sr. SOC/ ASIC Physical Design Engineer (Silicon Engineering)...Develop/improve physical design methodologies and automation scripts for various implementation steps + Closely collaborate with the ASIC more
    SpaceX (09/09/25)
    - Related Jobs
  • FPGA/ ASIC Design Engineer (Silicon…

    SpaceX (Redmond, WA)
    …FPGA design flow (eg synthesis, timing closure, verification) + Work with ASIC backend/ implementation teams as needed + Bring-up and validate ASICs and FPGAs ... FPGA/ ASIC Design Engineer (Silicon Engineering) Redmond,...cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation ). In this role, you will… more
    SpaceX (06/12/25)
    - Related Jobs
  • ASIC Implementation Engineer

    Broadcom (San Jose, CA)
    …Account, please Sign-In before you apply.** **Job Description:** **Job Description:** + ASIC implementation engineer with demonstrated expertise in multiple ... place and route, clock methodology, power planning and analysis, timing closure, signal integrity and physical design checks. +...+ Requires a minimum of 12 years of related ASIC implementation experience. + BS degree in… more
    Broadcom (09/01/25)
    - Related Jobs
  • Senior Reset and Boot ASIC Engineer

    NVIDIA (Santa Clara, CA)
    NVIDIA is looking for a Senior Reset and Boot ASIC Engineer to join our System ASIC team! NVIDIA has continuously reinvented itself over two decades. Our ... choice to join us today. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's...be responsible for the RTL design, logic synthesis, and timing analysis of several modules. + Integrate modules into… more
    NVIDIA (06/18/25)
    - Related Jobs