• Sr. SOC/ ASIC Physical Design

    SpaceX (Sunnyvale, CA)
    Sr. SOC/ ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA Apply SpaceX was founded under the belief that a future where humanity is out ... possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our… more
    SpaceX (09/11/25)
    - Related Jobs
  • Sr. SOC/ ASIC Physical Design

    SpaceX (Bastrop, TX)
    Sr. SOC/ ASIC Physical Design Engineer (Silicon Engineering) Bastrop, TX Apply SpaceX was founded under the belief that a future where humanity is out ... possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our… more
    SpaceX (09/11/25)
    - Related Jobs
  • Digital ASIC Physical Design

    Skyworks (Hillsboro, OR)
    Digital ASIC Physical Design Electrical Engineering -Summer Intern 2026 Apply now " Date:Sep 9, 2025 Location: Hillsboro, OR, US Company: Skyworks If you are ... month internship. Desired Experience and Skills + Familiarity with System Verilog and ASIC physical design is required. + Experience with a Linux environment… more
    Skyworks (09/10/25)
    - Related Jobs
  • ASIC Engineer, Physical

    Meta (Austin, TX)
    **Summary:** Meta is hiring ASIC Physical Design Engineers within our Infrastructure organization. We are looking for individuals with experience in backend ... on Chip (SoC) and IP for data center applications. **Required Skills:** ASIC Engineer, Physical Design Responsibilities: 1. Develop and own physical more
    Meta (08/29/25)
    - Related Jobs
  • ASIC Physical Design

    NVIDIA (Santa Clara, CA)
    …work, to amplify human inventiveness and intelligence. What you'll be doing: + Drive Physical Design and timing analysis and closure of NVIDIA's GPUs, CPUs, DPUs ... and intelligence. We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing...+ Experience with Static Timing Analysis (STA) + Experience physical design and optimization eg, synthesis, floorplanning,… more
    NVIDIA (09/20/25)
    - Related Jobs
  • Senior ASIC Physical Design

    NVIDIA (Santa Clara, CA)
    …timing paths through ECOs including crosstalk and noise analysis. + Expertise in physical design and optimization eg, placement, routing, cell sizing, buffering, ... work, to amplify human inventiveness and intelligence. We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to… more
    NVIDIA (08/23/25)
    - Related Jobs
  • ASIC Physical Design

    Amazon (Austin, TX)
    …you - come build the future with us! Key job responsibilities * Perform physical design for Amazon's machine learning custom silicon solutions * Participate in ... various aspects of physical design : full chip floorplanning, circuit analysis, power/clock distribution, timing optimization, place and route, power integrity… more
    Amazon (09/16/25)
    - Related Jobs
  • Senior Technologist, ASIC Development…

    SanDisk (Milpitas, CA)
    …+ Coordinate effectively with SoC Design , SoC Design Verification, ASIC Validation, DFT, Physical Design , Hardware, Mixed Signal IPs, Foundry, ... + Maintain and enforce the highest industry standards and best practices in ASIC design development. Provide mentorship and guidance to team members, fostering… more
    SanDisk (09/02/25)
    - Related Jobs
  • Senior ASIC Floorplan Design

    NVIDIA (Santa Clara, CA)
    …interconnect and floorplan improvement opportunities + Solve timing and routing congestion issues with physical and ASIC design teams by influencing early ... We are now looking for a Senior ASIC Floorplan Design Engineer! NVIDIA is...What you will be doing: + Working with architects, design leads, physical design leads… more
    NVIDIA (08/12/25)
    - Related Jobs
  • ASIC /SOC DFT Engineer (Silicon…

    SpaceX (Sunnyvale, CA)
    …in scan insertion or DFT setup PREFERRED SKILLS AND EXPERIENCE: + Understanding of ASIC design flow, methodologies, physical design , and verification ... + Responsible for evaluating design readiness for scan insertion through RTL and physical design Scan Design Rule Check (DRC) tools + Integration and… more
    SpaceX (09/18/25)
    - Related Jobs