- SpaceX (Sunnyvale, CA)
- Sr. Full Chip Physical Design Engineer (Silicon Engineering) Sunnyvale, CA Apply SpaceX was founded under the belief that a future where humanity is out exploring ... with the ultimate goal of enabling human life on Mars. SR. FULL CHIP PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in… more
- Global Foundries (Malta, NY)
- …information, visit www.gf.com . Summary of Role: This hands-on Package and chip assembly Engineering role will develop industry leading advanced packaging utilizing ... required - Wafer level processing for TSV's, RDL, and bumping, advanced flip chip on chip and chip on wafer assembly, Wafer singulation, and chip… more
- Texas Instruments (Dallas, TX)
- We are seeking a talented ** Chip Architect** to join our ACS team which develops cutting edge ASSP ICs. This individual will play a key role in **architecting ... systems, analog/digital design, layout, verification, and test/validation teams to define the chip architecture to meet all project requirements. + Own the chip… more
- Broadcom (San Jose, CA)
- …apply.** **Job Description:** We are seeking a highly skilled and experienced Chip Architect to lead the definition and documentation of next-generation ARM-based ... Systems-on- Chip (SoCs). This role is central to bridging the...optimize the SoC PPA (Power, Performance, Area). + Detailed Chip Specification: Create and maintain detailed chip … more
- Broadcom (San Jose, CA)
- …candidate will be responsible for various key tasks in the areas of chip integration and RTL design of cutting-edge network switch/routing designs. The day-to-day ... 1). Defining in the microarchitecture and implementing design of chip top level modules for L2/L3 Network Switching and...ASICs and various subsystems within these chips. 2). Doing chip level integration and putting all the functional blocks,… more
- Broadcom (Fort Collins, CO)
- …**Job Description:** **You will fit this role if:** + You are an expert in full- chip power integrity analysis using state of the art tools that are able to parallel ... level through PDN simulations **More specifically we are looking for a chip power integrity expert with the following hands-on know-how:** + Developed innovative… more
- NVIDIA (Santa Clara, CA)
- …a software engineer, you will craft highly efficient software to automate and facilitate chip design and verification processes. What You'll be Doing: + Work as a ... Develop software tools in C++/Golang to analyze and construct chip designs described in C++, Verilog or domain-specific languages...+ Optimize the daily workflows of the world's top chip modelers and designers. What We Need to See:… more
- Capgemini (San Francisco, CA)
- …technologies, build executive-level relationships, and deliver transformative solutions in ASIC chip design and semiconductor services. If you thrive in a ... years of experience in semiconductor services sales, with a focus on ASIC chip design or engineering services. + Proven success in managing complex sales pursuits… more
- Broadcom (Irvine, CA)
- …Description:** Broadcom is seeking a highly experienced and accomplished Principal ASIC Chip Lead to lead the development of cutting-edge System-on- Chip (SoC) ... solutions. This key role requires a deep, end-to-end understanding of the entire ASIC architecture, design, and verification flow-from initial concept and RTL development through GDSII tape-out and into mass production. Responsibilities: + Manage… more
- Amazon (Cupertino, CA)
- …instances, and we invite you to build them with us! As a Sr. SDE, Chip Validation Ops, you will design and implement software systems to monitor, test, and improve ... in Computer Science, Computer Engineering, or related field -8+ years of chip design and/or embedded development experience -Experience with test automation and… more
Related Job Searches:
Chip Design,
Chip Engineer,
Chip Hours,
Chip Program Coordinator,
Design System Chip Engineer,
Principal Secure System Chip,
Principal System Chip Integration,
Silicon Photonics Chip Assembly,
Sr SDE Chip Validation,
System Chip SOC Performance