- CACI International (Fort Meade, MD)
- Systems Engineer (VHDL Chip ) Job Category: Engineering Time Type: Full time Minimum Clearance Required to Start: TS/SCI with Polygraph Employee Type: Regular ... (SE) with knowledge of VHSIC Hardware Description Language (VHDL) Chip Development in/around the Fort Meade, Maryland area. You'll...missions, build on our lengthy track record of business success , and find opportunities to break new ground -… more
- Texas Instruments (Santa Clara, CA)
- …simulators for debug and optimization of runtime. + Extensive track record of success with chip level verification execution for new product development + ... performance DV teams will be a plus + Ability to generate detailed chip verification plans, with appropriate resource allocation + Experience writing models for… more
- Texas Instruments (Dallas, TX)
- …Verilog AMS or real number models in SystemVerilog. + Extensive track record of success with chip level verification execution for new product development + ... Ability to generate detailed chip verification plans, with appropriate resource allocation + Ability...to establish strong relationships with key stakeholders critical to success , both internally and externally + Strong verbal and… more
- Mohegan Sun (Wilkes Barre, PA)
- …Operations functions. This includes, but is not limited to, cage cashiering, chip bank, marker bank, poker bank, ES cashiering and impressment cashiering. ... Distributes monies to guests via Slot Ticket redemption, chip redemption, and check cashing. Processes monetary transactions for...10,000 team members across the globe. What drives our success is the centuries-old philosophy of the Mohegan Tribe… more
- Qualcomm (Santa Clara, CA)
- …debug and power correlation. The candidate will also be responsible for the full chip debug design using ARM IPs. Experience in SoC low power micro-architecture, low ... is a must. Experience in ARM IP based full chip debug is preferred. + 7+ yrs. of working...highly competitive benefits package is designed to support your success at work, at home, and at play. Your… more
- SpaceX (Bastrop, TX)
- …expand the performance and capabilities of the Starlink network. RESPONSIBILITIES: + Full chip and block level timing signoff and convergence through timing ecos on ... routed database for various timing signoff checks + Full chip and block level front-end implementation from timing constraints...physical design, DFT, and power teams to achieve tapeout success on designs - generally bridging the RTL and… more
- IDEX (Bristol, CT)
- …+ Conducts maintenance activities such as maintaining proper lubrication and fluid levels, chip removal, and general housekeeping practices. + Success in this ... position requires frequent communication with peers and management. These relationships must be built on respect, teamwork and professionalism. **Essential Job Functions/Responsibilities:** + Ability to use and perform the following: + Use CMM and vision… more
- Mount Sinai Health System (New York, NY)
- …and bioinformatics analyses for multiple applications spanning bulk ATAC-, RNA-, and ChIP -seq, CUT&RUN and HiC, single cell ATAC- and RNA-seq, single cell Multiome ... Scientist who wants the opportunity to significantly impact the growth and success of our research programs, the bioinformatics core and the services we… more
- Google (Mountain View, CA)
- …deliver products employing novel optimization techniques and machine learning to re-invent chip design, from Verilog to GDSii. + Interested in collaborating with a ... About You In order to set you up for success as a EDA Software Engineer at Google DeepMind,...database, synthesis, and physical design. + Understanding of how chip designers interact with EDA software to achieve results.… more
- Qualcomm (San Diego, CA)
- …and create a new system design paradigm.We are looking for an experienced multi- chip packaging integration lead who has the passion to help lead this effort. ... for wafer bump, assembly, substrate technology, material trends and flip- chip package designs and will be able to lead...highly competitive benefits package is designed to support your success at work, at home, and at play. Your… more
Recent Jobs
-
Engineer Electrical 3
- Belcan (Chandler, AZ)
-
Senior Power Design Engineer (Onsite)
- Raytheon (Tucson, AZ)
-
Electrical Engineer (TS/SCI with Polygraph Clearance Required)
- Fluor (Aurora, CO)
-
Senior Applied Scientist, Machine Learning Accelerator
- Amazon (Seattle, WA)