- Raytheon (Mckinney, TX)
- …such as HPAs, LNAs, PSAs, TDUs, or High power switches in GaN, GaAs, or CMOS . The candidate will be responsible for the complete development cycle of the MMIC, ... including selection of the technology node, RF and DC topology, layout , test, evaluation, and interfacing with the internal customer. The work is focused on Gallium… more
- Capgemini (San Jose, CA)
- …digital-to-analog converters, PLL, transceivers, etc. Responsibilities include leading IC layout of cutting-edge high-performance, high-speed CMOS integrated ... **Required Skills** + .10 years' experience in high performance analog layout in advanced CMOS process. + .Experience in IC layout of cutting-edge… more
- NVIDIA (Santa Clara, CA)
- …5 years industry experience. + Have an in-depth understanding of mosfet device behavior, CMOS layout , and VLSI design. + Experience working with standard cell ... design & layout . + Great interpersonal skills. + A passion for providing excellent support for end-users. NVIDIA offers highly competitive salaries and a… more
- NVIDIA (Santa Clara, CA)
- …plus year of work experience + A basic understanding of mosfet device behavior, CMOS layout , and VLSI design. + Excellent programming skills; experience with ... perl, Cadence SKILL, C++, tcl. + Great interpersonal skills + Passionate about providing excellent support for end-users. NVIDIA has some of the most forward-thinking and hardworking people in the world working for us and, due to unprecedented growth, our… more
- Micron Technology, Inc. (Boise, ID)
- …the world to learn, communicate and advance faster than ever. As an Advanced CMOS Device & Process Integration Engineer, you will play a crucial role in the ... development of current and future CMOS technology. You will be responsible for device and...with teams across the organization including Process, Circuit, Design, Layout , Product Engineering, and Modeling/TCAD. Your expertise will be… more
- NVIDIA (Santa Clara, CA)
- …of Photonics, CMOS , Electronics, and Systems engineers + Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, general I/O's, ... design experience + Deep understanding of analog circuit layout concepts in submicron CMOS technologies. Validated...of analog circuit layout concepts in submicron CMOS technologies. Validated experience with Cadence custom circuit design… more
- NVIDIA (Santa Clara, CA)
- …integration would be excellent to have. + Deep understanding of analog circuit layout concepts in submicron CMOS technologies + Validated experience with Cadence ... If yes, We are looking for a Senior Mask Layout Design Engineer - someone who is excited to...circuits, general I/O's, ESD structures designs in innovative sub-micron CMOS technologies using Cadence tools + You'll work with… more
- Skyworks (Hillsboro, OR)
- …Amplifiers, PMU and Switching regulators + Advanced knowledge of device physics, CMOS fabrication processes, layout tradeoffs for high performance circuits + ... Hands on experience with SOC debug, validation, characterization, test techniques and equipment + Strong knowledge of IC design CAD tools such as Spectre, Spice, Matlab, Hsim, Verilog, etc. + Ability to work in a dynamic environment with changing needs and… more
- NVIDIA (Santa Clara, CA)
- …LVS decks such as Dracula, Hercules, Calibre. + Deep understanding of analog circuit layout concepts in submicron CMOS technologies. + Experience with analog ... from you! We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join...blocks of a successful IC design in groundbreaking sub-micron CMOS technologies using Cadence tools. + You'll work multi-functional… more
- Power Integrations (San Jose, CA)
- …is required. Ability to interpret system level schematics, the IC level schematics, and IC layout of CMOS and bipolar devices is required. + Verbal and reading, ... skills in Mandarin is required. + Excellent English speaking, reading and technical writing skill is required. + Candidates with direct experience in customer interface on resolution of customer quality problems will be given special consideration. +… more
Recent Jobs
-
Product Security and DevOps Engineer (Nextest, San Jose)
- Teradyne (San Jose, CA)