• Teradyne (Agoura Hills, CA)
    …quality leadership in the Automated Test Equipment (ATE) industry. The Software Quality Engineer is an integral member of the QE team, using and developing automated ... Quality Engineering team is looking for a highly motivated, energetic, software engineer who will work collaboratively with the test and development teams as… more
    DirectEmployers Association (10/02/25)
    - Related Jobs
  • Micron Technology, Inc. (San Jose, CA)
    …field and 3 years of experience in the job offered or in a Design Engineer -related occupation. Position requires: 1. Verilog language; 2. Digital logic ... communicate and advance faster than ever. Responsible for contributing to the design team's success by applying functional verification tools and techniques… more
    DirectEmployers Association (10/23/25)
    - Related Jobs
  • Silvus Technologies (Los Angeles, CA)
    …a fulfilling career._ THE OPPORTUNITY Silvus is seeking a **_Principal FPGA / RTL Design Engineer - Signal Processing_** who will report to the _Director of FPGA ... the research and development process from concept to field deployment. FPGA Design Engineers are responsible for the efficient implementation of novel signal… more
    DirectEmployers Association (10/08/25)
    - Related Jobs
  • SanDisk (Milpitas, CA)
    …of digital design in NAND Flash memory, focusing on micro architecture, RTL design , verification , logic synthesis, and timing analysis to deliver a design ... of innovation. We are looking for an experienced Principal Engineer to lead and deliver projects for our Memory...and area goals. ESSENTIAL DUTIES AND RESPONSIBILITIES: + RTL design and verification in Verilog, RTL linting,… more
    DirectEmployers Association (09/11/25)
    - Related Jobs
  • Silvus Technologies (Los Angeles, CA)
    …to a fulfilling career._ THE OPPORTUNITY Silvus is seeking a **_Senior FPGA / RTL Design Engineer - Signal Processing_** who will report to the _Director of FPGA ... the research and development process from concept to field deployment. FPGA Design Engineers are responsible for the efficient implementation of novel signal… more
    DirectEmployers Association (10/08/25)
    - Related Jobs
  • SanDisk (Milpitas, CA)
    …of digital design in NAND Flash memory, focusing on micro architecture, RTL design , verification , logic synthesis, and timing analysis to deliver a design ... of innovation. We are looking for an experienced Staff Engineer to lead and deliver projects for our Memory...and area goals. **ESSENTIAL DUTIES AND RESPONSIBILITIES:** + RTL design and verification in Verilog, RTL linting,… more
    DirectEmployers Association (09/10/25)
    - Related Jobs
  • SanDisk (Milpitas, CA)
    …world moving forward. **Job Description** We are looking for an experienced **Digital Physical Design Engineer ** to work whole digital SPR flow from RTL to GDS, ... DFT scan insertion, PNR, STA timing analysis, IRdrop power analysis, DRC/LVS verification . Experienced Cadence and Synopsys digital flow: Fusion compiler, DCG, ICC2,… more
    DirectEmployers Association (10/10/25)
    - Related Jobs
  • Micron Technology, Inc. (Folsom, CA)
    …communicate and advance faster than ever. We are searching for a High Speed I/O Design engineer at our Micron Technology's HBM Team in Folsom, California. As a ... high speed Design engineer , you will be working for...for Memory designs. + Excellent problem-solving skills in physical verification of custom layout. + Multiple Tape out support… more
    DirectEmployers Association (08/22/25)
    - Related Jobs
  • SanDisk (Milpitas, CA)
    …world moving forward. **Job Description** We are looking for highly motivated **Electronic Design Engineers - Physical Design ** to join our Memory Technology ... with world-class non-volatile memory engineers on cutting-edge NAND Flash memory design . **ESSENTIAL DUTIES AND RESPONSIBILITIES:** + Drive all aspects of physical… more
    DirectEmployers Association (09/11/25)
    - Related Jobs
  • Micron Technology, Inc. (Folsom, CA)
    …Daily:** + Responsible for floorplanning the full chip level. + Responsible for design partitioning. + Responsible for top level synthesis with multiple hard macro ... Responsible for developing automate high speed matching routing. + Perform verification like LVS/DRC/Antenna, quality check and support documentation. + Responsible… more
    DirectEmployers Association (08/22/25)
    - Related Jobs