- The Boeing Company (Huntington Beach, CA)
- …future with us. We are seeking a ** Lead or Senior ** **Field Programmable Gate Array ( FPGA ) Design Engineer** to join our team in **Huntington ... experience + Experience with integrating and testing firmware / FPGA design with hardware and software +...lead : $126,650 - $171,350 Summary pay range for senior : $155,550 - $210,450 Applications for this position will… more
- The Boeing Company (Huntington Beach, CA)
- …& Weapons Systems has an exciting opportunity for multiple **ASIC and/or FPGA Design and Verification Engineers ( Lead , Senior or Principal)** to join us ... + Lead FPGA /ASIC designs, including multi- FPGA /ASIC programs and teams with design and...tools from block-level micro-architecture, through HDL coding, and physical design realization (through gate -level netlists for ASIC… more
- Jet Propulsion Laboratory (Pasadena, CA)
- …Group** . We are seeking a **Field Programmable Gate Array ( FPGA ) Engineer IV** , responsible for the design and implementation of digital subsystems ... Ground Support Equipment (EGSE). In this role you will lead a team of engineers responsible for radar architecture,...Virtex-5, Vivado, Vitis, PetaLinux, ISE. + Experience with Microchip FPGA devices and associated design tools, particularly:… more
- BAE Systems (San Diego, CA)
- …knowledge, growing your skills, and advancing your career. BAE is looking for experienced senior level FPGA Design Verification Engineers who can plan, ... + Digital Signal Processing + Matlab/Simulink + Working knowledge of VHDL + FPGA Design Experience + Experience creating reusable Verification IP. + Experience… more
- Northrop Grumman (San Diego, CA)
- …tools; 3 years with an MS degree; 0 years with PhD. + Must have hands on FPGA design experience with VHDL within the past 3 years + Experience with AMD/Xilinx 7 ... level requirements + Review designs and analysis + May lead a team of Digital VHDL engineers _This position...4 years with PhD. + Must have hands on FPGA design experience with VHDL within the… more
- The Boeing Company (Pleasanton, CA)
- …growth. Find your future with us. Boeing SCS is searching for a Electronics Design Engineer (Mid-Level or Senior ) located in Pleasanton, CA. We are looking ... both in simulation and target hardware environments. **Position Responsibilities:** + Lead circuit design , schematic capture, board layout, circuit simulation… more
- Northrop Grumman (San Diego, CA)
- …RTL design and verification methodologies for wireless systems + FPGA development process experience (requirements definition, conceptual design , detailed ... RTL design and verification methodologies for wireless systems + FPGA development process experience (requirements definition, conceptual design , detailed … more
- Cadence Design Systems, Inc. (San Jose, CA)
- …front-end coding, scripting and developing flows at all phases of the digital design and functional verification. It is further expected that the candidate will be ... the San Jose office. A Cadence satellite office (if senior with extensive SerDes exp.) will be considered. Position...well as a thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate… more
- Leidos (San Diego, CA)
- …. **Job Overview** We're seeking a Senior Software Engineer to collaborate with a ... team of software engineers, algorithm engineers, and FPGA /Firmware engineers in addressing emerging challenges in space sensor capabilities. The candidate will… more
- Amazon (Cupertino, CA)
- …in development and in manufacturing. You will have previous experience in high speed digital design as a design lead in the networking field. This includes ... AC/DC PI - Recent 5+ years of experience in CPLD/ FPGA design using VHDL or Verilog -...be organized - Experience as a project and technical lead , program management skills is a must - Experience… more
Recent Jobs
-
Senior Staff Global Process Owner, Quality Assurance
- Beckman Coulter Diagnostics (Miami, FL)
-
Program Manager
- Three Saints Bay (Port Hueneme, CA)