• Lead Electronics & Semiconductor Engineer

    Capgemini (Santa Clara, CA)
    Lead Electronics & Semiconductor Engineer At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, ... the same. **Senior Manager 2 - Lead Electronics and Semiconductor Engineer** **About the Role** Join our Center of...as a **SOC** **Solution Engineer** , where you will ** architect , design, and deliver innovative System-on-Chip (** **SoC** **)… more
    Capgemini (12/30/25)
    - Related Jobs
  • Director of IT, Service Management…

    Applied Materials (Santa Clara, CA)
    …build and service cutting-edge equipment that helps our customers manufacture display and semiconductor chips - the brains of devices we use every day. As the ... benefits (https://hrportal.ehr.com/applied/) . The Director of IT, Service Management Architect leads the strategic and technical execution of enterprise post-sales… more
    Applied Materials (01/10/26)
    - Related Jobs
  • Sensor Architect , Level 6

    Snap Inc. (Palo Alto, CA)
    …it's always the fastest way to share a moment! We're looking for a Sensor Architect to join the Spectacles team! What you'll do: + Manage vendor relationships for ... key architectural decisions and drive consensus on critical trade-offs + Develop test methodologies and characterization plans for sensor performance + Lead root… more
    Snap Inc. (12/09/25)
    - Related Jobs
  • Electrical Engineer, Display Test Systems,…

    Google (Fremont, CA)
    …years of experience designing and validating PCBs (Altium/Cadence), specifically for semiconductor test interfaces or precision analog applications. **Preferred ... Electrical Engineer, Display Test Systems, Raxium _corporate_fare_ Google _place_ Fremont, CA, USA **Mid** Experience driving progress, solving problems, and… more
    Google (01/10/26)
    - Related Jobs
  • Senior Silicon Bringup and Test Lead,…

    Google (Fremont, CA)
    test engineering teams to guarantee integration and execution of the Design-for- Test (DFT) plan. + Architect , design, and implement digital logic utilizing ... Senior Silicon Bringup and Test Lead, Raxium _corporate_fare_ Google _place_ Fremont, CA,...(pre silicon) to silicon validation of Complementary Metal Oxide Semiconductor (CMOS) backplane. You will also be responsible for… more
    Google (01/07/26)
    - Related Jobs
  • MTS, Data Science Agentic Platforms

    Micron Technology, Inc. (Folsom, CA)
    …experts develop AI and data-driven solutions to tackle hard to solve challenges in semiconductor process and fab technology development. The team plays a key role in ... **Responsibilities** + Own the creation of AI systems optimizing semiconductor design, product engineering, verification & validation, and manufacturing workflows… more
    Micron Technology, Inc. (10/31/25)
    - Related Jobs
  • Staff Logic Design Engineer

    Teledyne (Milpitas, CA)
    …, register maps, and embedded firmware interaction. + Prior work in ** test & measurement** or ** semiconductor validation** environments. **Work Environment** + ... LeCroy** Teledyne LeCroy is a global leader in protocol analysis and test solutions for high-speed serial data communications. Our high-speed protocol analyzers are… more
    Teledyne (11/18/25)
    - Related Jobs
  • Lead Principal Electrical Design Engineer

    Micron Technology, Inc. (San Jose, CA)
    …Lead a team of electrical engineers enthusiastic about crafting groundbreaking semiconductor tester equipment and interface/load boards. + Architect ... UART, JTAG, PCIe) and scripting languages like Python for test automation. The US base salary range that Micron...equity, or benefits. As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing… more
    Micron Technology, Inc. (10/27/25)
    - Related Jobs
  • Data Center Materials Engineer

    NVIDIA (Santa Clara, CA)
    …specs (eg, pH, conductivity, chlorides, hardness, TOC, particle count). + Architect corrosion and erosion control programs, including mitigation of galvanic couples ... to prevent erosive wear in all fluid systems. + Lead test and qualification plans: coupon and assembly-level testing (ASTM/ISO/G-series), electrochemical methods… more
    NVIDIA (01/10/26)
    - Related Jobs
  • IC Verification Engineer

    Broadcom (San Jose, CA)
    …Sign-In before you apply.** **Job Description:** **Job duties include:** + Develop Test plans for all features for Block/Core/SOC and Write Functional coverage for ... these features. + Architect and develop scalable and re-usable testbenches, using the...to cover the gaps + Document verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews… more
    Broadcom (12/30/25)
    - Related Jobs