• Senior ASIC Test

    NVIDIA (Santa Clara, CA)
    …life's work, to amplify human inventiveness and intelligence. We are now looking for a motivated Senior ASIC Test Timing Engineer to join our dynamic and ... inventiveness and intelligence. What you'll be doing: + Drive timing analysis and closure of Nvidia's GPUs, CPUs, DPUs...DFX, Clocks, and other teams in coming up with timing closure strategy, creating timing constraints, driving… more
    NVIDIA (10/07/25)
    - Related Jobs
  • Senior ASIC Timing Engineer

    NVIDIA (Santa Clara, CA)
    …design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior ASIC Timing Engineer to join our dynamic and growing team! ... balance between frequency and power/area/congestions/yield/etc. + Work on all aspects of DFT/ Test timing such as timing constraints, timing analysis, … more
    NVIDIA (09/09/25)
    - Related Jobs
  • ASIC and/or FPGA Design & Verification…

    The Boeing Company (Huntington Beach, CA)
    …opportunity for multiple ** ASIC and/or FPGA Design and Verification Engineers (Lead, Senior or Principal)** to join us as part of our Boeing Electronic Products ... team and third-party IP as needed + Perform static timing analysis, LEC, CDC, linting, and other necessary checks...production designs + Professional experience with hardware-based integration and test of ASIC /FPGA designs + Proven record… more
    The Boeing Company (10/04/25)
    - Related Jobs
  • Senior ASIC Synthesis Engineer

    NVIDIA (Santa Clara, CA)
    …design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior ASIC Synthesis Engineer to join our dynamic and growing team! If ... intelligence. What You'll Be doing: + As a Front-End ASIC Synthesis Engineer, you will own RTL synthesis and...optimization tasks + Collaboration with physical design to address timing , area, congestion tradeoffs + Drive timing more
    NVIDIA (09/30/25)
    - Related Jobs
  • Sr. SOC/ ASIC Physical Design Engineer…

    SpaceX (Sunnyvale, CA)
    Sr. SOC/ ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA Apply SpaceX was founded under the belief that a future where humanity is out exploring the ... ultimate goal of enabling human life on Mars. SR. SOC/ ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're...internet to millions of users worldwide. We design, build, test , and operate all parts of the system -… more
    SpaceX (09/11/25)
    - Related Jobs
  • Sr. ASIC Design Engineer (Silicon…

    SpaceX (Irvine, CA)
    …work extended hours and weekends as needed COMPENSATION & BENEFITS: Pay range: ASIC Design Engineer/ Senior : $160,000.00 - $220,000.00/per year Your actual level ... Sr. ASIC Design Engineer (Silicon Engineering) Irvine, CA Apply...internet to millions of users worldwide. We design, build, test , and operate all parts of the system -… more
    SpaceX (08/22/25)
    - Related Jobs
  • Sr. SOC/ ASIC DFT Engineer (Silicon…

    SpaceX (Sunnyvale, CA)
    …path delay fault models, while focusing on pattern compression, diagnosis, and hierarchical test flows. + Run and debug non- timing and SDF annotated gate-level ... Sr. SOC/ ASIC DFT Engineer (Silicon Engineering) Sunnyvale, CA Apply...internet to millions of users worldwide. We design, build, test , and operate all parts of the system -… more
    SpaceX (09/09/25)
    - Related Jobs
  • ASIC Design Engineer, Cloud-Scale Machine…

    Amazon (Cupertino, CA)
    …scale and rapid integration of emergent technologies. We're looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while ... signal routing - As a key member of the ASIC design team, you will implement and deliver high...requirements. - Develop micro-architecture, implement SystemVerilog RTL, and deliver synthesis/ timing clean design with constraints. - Perform lint and… more
    Amazon (09/19/25)
    - Related Jobs
  • Senior ASIC Design Engineer, Project…

    Amazon (San Diego, CA)
    …in silicon from system specification to chip specification to RTL to optimizing timing / power to chip level validation . Develop solutions optimizing customer ... and meeting the power objectives . Create standalone verification test bench to verify the correctness of your block...and DPI-C . Ensure that the block meets DFT, timing and power targets by working closely with the… more
    Amazon (07/09/25)
    - Related Jobs
  • Senior Scientist, Electrical Engineering

    L3Harris (Anaheim, CA)
    …with deep mastery and substantive technical expertise in hardware, RF Electrical, and ASIC design, development, test , and manufacturing as well as advanced ... layout, and timing . . 15+ years of experience in leading senior hardware engineering teams and hands-on detailed RF hardware engineering to successfully complete… more
    L3Harris (09/27/25)
    - Related Jobs