• SystemVerilog / UVM Design

    US Tech Solutions (Goleta, CA)
    …5/6 Months** **Job Description:** + We are seeking a highly skilled and meticulous SystemVerilog / UVM Design Verification Test Engineer to play a ... + 3+ years of professional experience specifically in IC/SOC Design Verification (DV). + Mandatory expert-level proficiency in SystemVerilog and UVM more
    US Tech Solutions (10/14/25)
    - Related Jobs
  • UVM / SystemVerilog Design

    US Tech Solutions (Goleta, CA)
    …and AXI to driven the internal components and send data. **Responsibilities** + As a UVM / SystemVerilog Design Verification Engineer, you will own ... **Job Description:** + The project relates to the design and verification of a custom...with verification methodologies and languages such as UVM and SystemVerilog . + Experience developing and… more
    US Tech Solutions (08/09/25)
    - Related Jobs
  • ASIC Engineer, Design Verification

    Meta (Sunnyvale, CA)
    verification 8. 2+ years experience in block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM /OVM based methodologies 9. Experience ... responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure.… more
    Meta (09/04/25)
    - Related Jobs
  • ASIC Engineer, Design Verification

    Meta (Sacramento, CA)
    verification 10. 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM /OVM based methodologies 11. Experience ... responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure.… more
    Meta (08/29/25)
    - Related Jobs
  • ASIC Engineer, Design Verification

    Meta (Sunnyvale, CA)
    verification 9. 6+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM /OVM based methodologies 10. Experience ... responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure.… more
    Meta (08/01/25)
    - Related Jobs
  • ASIC Engineer, Network Design

    Meta (Sunnyvale, CA)
    verification 10. 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM /OVM based methodologies 11. Experience ... responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure.… more
    Meta (09/30/25)
    - Related Jobs
  • Design Verification Engineer, Kuiper…

    Amazon (Sunnyvale, CA)
    … engineer. Create UVM verification simulation solutions. The FPGA verification engineer will work with FPGA design and systems teams to define ... legacy constraints. The FPGA verification engineer will work with design and systems teams to define/develop/implement/test/release UVM test environments in… more
    Amazon (10/04/25)
    - Related Jobs
  • Senior Design Verification Engineer,…

    Amazon (Sunnyvale, CA)
    …working with design engineers and architects - Create and enhance constrained-random verification environments using SystemVerilog and UVM and write SVA. ... What will you help us create? As a Sr. Design Verification Engineer at Amazon, you will...CS. - 7+ years of hands-on experience in Verilog, SystemVerilog , C/C++ based verification and UVM more
    Amazon (10/05/25)
    - Related Jobs
  • Senior Design Verification Engineer,…

    Amazon (Sunnyvale, CA)
    …working with design engineers and architects Create and enhance constrained-random verification environments using SystemVerilog and UVM Write tests in ... CE, or CS 10+ years or more of practical semiconductor design verification experience including System Verilog, UVM , assertions and coverage driven … more
    Amazon (09/04/25)
    - Related Jobs
  • Design Verification Engineer…

    SpaceX (Irvine, CA)
    Design Verification Engineer (Silicon Engineering) Irvine, CA Apply SpaceX was founded under the belief that a future where humanity is out exploring the stars ... the ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX...plans, develop test harnesses and test sequences + Develop SystemVerilog testbench infrastructure (both UVM and non-… more
    SpaceX (09/19/25)
    - Related Jobs