- Renesas (Duluth, GA)
- …Job Description + Propose, architect, and design RTL in Verilog for use in a mixed - signal integrated circuit + Contribute as part of a highly experienced team of ... field, with minimum 12+ years of experience + 8+ years of direct experience in ASIC/ IC design with deep knowledge of the entire IC design flow + Experience… more
Recent Jobs
-
Sr. Principal IP legal Counsel - Diabetes
- Medtronic (Los Angeles, CA)
-
Security Officer - Industrial Patrol Driver PT
- Allied Universal (Jackson, TN)
-
Outside Sales Representative
- Sales Focus Inc. (Columbus, OH)
-
3rd Shift Line Lead - Bar Line
- LINDT & SPRUNGLI (Stratham, NH)