- Cadence Design Systems, Inc. (Austin, TX)
- …looking for SoC/ASIC Digital Design Engineer with experience in Design for Test ( DFT ). An intimate knowledge and experience in scan chain insertion, compression scan ... SoC/ASIC Digital Design with focus on Design for Test ( DFT ) + Should possess intimate knowledge of DFT...( DFT ) + Should possess intimate knowledge of DFT insertion flows + Basic scan chain insertion using… more
Recent Jobs
-
Manufacturing Engineer 2 (Industrialization Leader) - Final Assembly
- Safran (Gainesville, TX)
-
Structural Engineer, Rail + Transit
- TYLin (Fairfax, VA)
-
Principal or Senior Principal HPC Engineer (Level 3 or 4)
- Northrop Grumman (Redondo Beach, CA)