- Amazon (Austin, TX)
- …of ASIC implementations in Verilog/SystemVerilog . Work with the design and communication systems team and participate in system level verification using ... Description Project Kuiper is an initiative to launch a constellation...in communication systems - Familiarity with Matlab - Modem design verification experience - System C, C or Matlab… more