• Cerebras (Sunnyvale, CA)
    …over 10 times faster than GPU-based hyperscale cloud inference services. About The Role As a lead front-end design engineer , you will be a key part of the ... Wafer Scale Engine (WSE). This role requires deep expertise in RTL design and integration, with a strong focus on delivering high-performance, power-efficient,… more
    job goal (01/12/26)
    - Related Jobs
  • Cerebras (Sunnyvale, CA)
    A leading AI hardware company in California seeks a lead front-end design engineer to spearhead the next generation of its groundbreaking Wafer Scale Engine. ... The ideal candidate will possess 10+ years of RTL design experience and a master's degree, with skills in high-performance computing and collaboration with… more
    job goal (01/12/26)
    - Related Jobs
  • Eridu Corporation (San Francisco, CA)
    A technology startup in San Francisco is seeking a PCIe Lead Engineer to provide technical leadership in microarchitecture and RTL execution. Candidates ... should have an MSEE and over 15 years of ASIC/SoC RTL design experience, specifically in PCIe protocol design . You will develop high-performance PCIe… more
    job goal (01/12/26)
    - Related Jobs
  • Intel Corporation (Santa Clara, CA)
    # **Welcome!**## .Senior Design Engineer - AI SoC Development page is loaded## Senior Design Engineer - AI SoC Developmentlocations: US, California, ... Computer Engineering, or Computer Science* 7+ years of experience in RTL design and implementation for ASIC/SoC development**Preferred Qualifications** *… more
    job goal (01/13/26)
    - Related Jobs
  • Altera (San Jose, CA)
    …on our journey to becoming the world's #1 FPGA company!**About the Role**As a Sr. Physical Design Tech Lead / Engineer at Altera, you will play a critical role ... logic blocks, routing fabrics, I/O rings, on-chip power domains).**Key Responsibilities** Lead and execute physical design implementation tasks (floorplanning,… more
    job goal (01/12/26)
    - Related Jobs
  • Cadence Design Systems (San Jose, CA)
    Lead Applications Engineer DDR Design IP page is loaded## Lead Applications Engineer DDR Design IPlocations: SAN JOSEtime type: Full timeposted ... matter where you are in your career. As a Lead Technical Presales Engineer , you will use...definers and designers Write application notes, user guides, articles, design ideas, new product proposals, and evaluation kit manuscripts… more
    job goal (01/12/26)
    - Related Jobs
  • Analog Devices, Inc. (Wilmington, MA)
    …Digital Design Engineer ** **About the Role** As a Senior Digital Design Engineer , you will lead block-level designs and verification efforts. You'll ... Digital IC Design Engineer page is loaded## Digital...or equivalent* Several years of relevant experience in digital design engineering including RTL design ,… more
    job goal (01/12/26)
    - Related Jobs
  • Analog Group (San Jose, CA)
    The Sr. Digital Design Engineer candidate must have demonstrated success in digital design & verification/infrastructure development for digital FPGAs/ASICs. ... Other key skills include technical/project leadership, documentation, RTL design knowledge, backend flow and tools...flow and tools knowledge. Candidate will be expected to lead designer, verification, and be technical focus on one… more
    job goal (01/13/26)
    - Related Jobs
  • Amazon (San Francisco, CA)
    Sr. ASIC Design Engineer , Cloud-Scale Machine Learning Acceleration team Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure ... integration of emergent technologies. We're looking for an ASIC Design Engineer to help us trail‑blaze new...post‑silicon validation teams, and synthesis, timing, and back‑end experts. Lead design projects to meet requirements or… more
    job goal (01/12/26)
    - Related Jobs
  • Intel Corporation (Folsom, CA)
    …Details:**## Job Description:Intel's Silicon Engineering Group seeks a Senior CPU Core Physical Design Engineer to lead the physical implementation of ... # **Welcome!**## .Senior Physical Design Engineer - CPU Core page...Responsibilities Physical Design Implementation Execute complete physical design flow for custom CPU designs from RTL more
    job goal (01/12/26)
    - Related Jobs