• Sr . SOC/ASIC Physical Design

    SpaceX (Sunnyvale, CA)
    Sr . SOC/ASIC Physical Design Methodology /CAD Engineer (Silicon Engineering) Sunnyvale, CA Apply SpaceX was founded under the belief that a future where ... enabling human life on Mars. SR . SOC/ASIC PHYSICAL DESIGN METHODOLOGY /CAD ENGINEER (SILICON...and weekends as needed COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/ Senior : $170,000.00 -… more
    SpaceX (11/18/25)
    - Related Jobs
  • Sr . Physical Design

    Amazon (Cupertino, CA)
    …massive scale and rapid integration of emergent technologies. We're looking for an ASIC Physical Design Methodology Engineer to help us trail-blaze new ... building an environment that celebrates knowledge-sharing and mentorship. Our senior members enjoy one-on-one mentoring and thorough, but kind,...MS + 7yrs in EE/CS - 5+ years developing physical design methodology or CAD… more
    Amazon (10/25/25)
    - Related Jobs
  • Senior Physical Design

    NVIDIA (Santa Clara, CA)
    …life's work, to amplify human inventiveness and intelligence. NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer(s) to join ... impact in a technology-focused company. What you will be doing: + Developing physical design methodologies for implementation of graphics processors and SOCs. +… more
    NVIDIA (11/19/25)
    - Related Jobs
  • Senior Physical Design

    NVIDIA (Santa Clara, CA)
    …human inventiveness and intelligence. What you will be doing: + Developing innovative physical design methodologies for implementation of GPU, CPU and SOCs, with ... PPA (Power, Performance, Area) and runtime improvement of the physical design flow on advanced technology nodes...with internal and external partners to drive tool and methodology improvements to deliver best-in-class PPA solutions across all… more
    NVIDIA (11/19/25)
    - Related Jobs
  • Physical Design Engineer

    Broadcom (San Jose, CA)
    …Account, please Sign-In before you apply.** **Job Description:** **Broadcom is looking for a senior level ASIC physical design engineer. In this highly ... and high speed clock constraints and specification.** + **Good understanding of physical design verification methodology to debug LVS/DRC issues at the chip… more
    Broadcom (09/26/25)
    - Related Jobs
  • Sr . Full Chip Physical

    SpaceX (Sunnyvale, CA)
    Sr . Full Chip Physical Design...and weekends as needed COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/ Senior : $170,000.00 - ... the ultimate goal of enabling human life on Mars. SR . FULL CHIP PHYSICAL DESIGN ...integrity, etc.) multi-corner and multimode timing closure, process variations, physical verification methodology and tapeout + Familiar… more
    SpaceX (11/14/25)
    - Related Jobs
  • Customer Experience Designer, I- Sr

    Entergy (New Orleans, LA)
    **Job Title:** Customer Experience Designer, I- Sr . (Customer Journey Design ) **Work Place Flexibility:** Hybrid **Legal Entity:** Entergy Services, LLC **This ... Designer I - Sr . depending on related experience.** The Customer Journey Design team is responsible for collaborating with cross functional teams to gain a… more
    Entergy (11/20/25)
    - Related Jobs
  • Sr . Project Manager - Progressive…

    Jacobs (Vancouver, WA)
    …of the client's main campus, delivered through task orders under a progressive design -build IDIQ contract. The Sr . Project Manager will oversee the Jacobs ... of alternative project delivery methods. * Strong understanding of progressive design -build methodology and best practices. * Excellent leadership,… more
    Jacobs (10/21/25)
    - Related Jobs
  • 55ip - User Experience Design - Sr

    JPMorgan Chase (New York, NY)
    …160 financial advisor firms with $46 billion in assets. **Job summary:** As Product Designer - Sr . Associate on the 55ip Product Design team you will be apart of ... a growing team of multi-skilled product designers. You be driving user-centered design and modern development practices within product teams, using lean UX… more
    JPMorgan Chase (10/02/25)
    - Related Jobs
  • Sr . ASIC/FPGA Design Verification…

    Teradyne (North Reading, MA)
    …+ Experience in logic design writing RTL in Verilog HDL + Experience with physical design tools from FPGA vendors (Vivado and/or Quartus) + Ability to debug ... drives innovation and delivers better business results. Opportunity Overview Our Logic Design Engineering team is seeking a digital logic Verification Engineer who… more
    Teradyne (11/19/25)
    - Related Jobs