- NVIDIA (Santa Clara, CA)
- NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's leading SoC's and GPU's. This position offers the ... Systems design . + A deep understanding of ASIC design flow including RTL design...virtual channels. + Interest or have prior experience in efficiency enhancement, such as, flow development and code generator.… more
- Meta (Sunnyvale, CA)
- …on Chip (SoC) and IP for data center applications. **Required Skills:** ASIC Engineer , EDA Infrastructure Responsibilities: 1. Front End implementation flow ... support 4. Internal tools development and automation to help improve productivity across ASIC design cycles including but not limited to RTL generation tools,… more
- NVIDIA (Santa Clara, CA)
- NVIDIA is looking for a Senior Reset and Boot ASIC Engineer to join our System ASIC team! NVIDIA has continuously reinvented itself over two decades. Our ... doing: + Be an integral part of the System ASIC Design team to help with the...expertise to identify and implement improvements in the current design flow and methodologies to improve efficiency … more
- Google (Mountain View, CA)
- Staff ASIC Design Verification Engineer , Platforms and Devices + _link_ Copy link + _email_ Email a friend _corporate_fare_ Google _place_ Mountain View, CA, ... scripting languages, Software (SW) development frameworks and their impact on Design Verification (DV). + Experience creating and using verification components and… more
- Meta (Sunnyvale, CA)
- …on Chip (SoC) and IP for data center applications. **Required Skills:** ASIC Engineer , Emulation Responsibilities: 1. Deliver high-quality emulation and ... prototyping models on industry-standard emulation and prototyping platforms 2. Design , build, and execute comprehensive emulation test plans to ensure model accuracy… more
- NVIDIA (Santa Clara, CA)
- We are now looking for a Senior ASIC Power Engineer ! NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our ... efficiency + You are expected to understand the design and implementation, develop power metrics and drive power...want to hear from you. Come, join our GPU ASIC team and help build the real-time, cost-effective computing… more
- NVIDIA (Santa Clara, CA)
- NVIDIA is seeking elite ASIC RTL/Verification ASIC engineers to develop the core Verification and RTL infrastructure of the world's leading GPUs. This position ... team of dedicated Infrastructure engineers continuously upgrades the NVIDIA Hardware design environment. We focus relentlessly on Infrastructure improvement so that… more
- NVIDIA (Santa Clara, CA)
- …years of EDA tool development in the verification field + Hands on experience with ASIC design and verification + Good with C++ and other programming languages ... engineers on project verification support + Develop new methodologies to improve verification efficiency and capacity + Co-develop EDA tools with our vendors to best… more
- NVIDIA (Santa Clara, CA)
- …a trailblazer at the forefront of graphics and artificial intelligence performance, efficiency , and innovation. From our roots as a groundbreaking graphic company, ... multifaceted, multi-functional team at NVIDIA. We sit at the crossroads of design , architecture, marketing, and productization. Our involvement begins at the arch… more
- Google (Sunnyvale, CA)
- Physical Design Flow and Methodology Engineer + _link_ Copy link + _email_ Email a friend _corporate_fare_ Google _place_ Sunnyvale, CA, USA **Mid** Experience ... recommendations and employ best practices. Your work will streamline ASIC physical design workflows, make our team...use Google services around the world. We prioritize security, efficiency , and reliability across everything we do - from… more
Recent Jobs
-
Senior Medical Science Liaison
- Legend Biotech USA, Inc. (Houston, TX)
-
Manager V, Field Service Engineer (M5)
- Applied Materials (Sherman, TX)
-
Cashier - Progressive scale from $16.07 to $18.00 / hour, based on experience Hiring ASAP
- Jerry's Enterprises Inc. (Minneapolis, MN)
-
Director, Computational Protein Engineering
- Merck & Co. (South San Francisco, CA)