- NVIDIA (Santa Clara, CA)
- We are now looking for a Senior Signal & Power Integrity Engineer ! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 ... + Work on crafting creative Signal Integrity solutions to complex system design problems. + Modeling and Optimization of vias, connectors, sockets, breakouts and… more
- Google (Mountain View, CA)
- … Verification including tool chains and C based testing. + Experience in low- power design verification. **About the job** Be part of a team that pushes ... Senior Design Verification Engineer , Silicon _corporate_fare_ Google...verification techniques and methodologies including formal, Gate-Level Simulation, Unified Power Format based Power simulations, UVM and… more
- NVIDIA (Santa Clara, CA)
- We are now looking for a Senior Signal & Power Integrity Engineer ! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 ... + Work on crafting creative Signal Integrity solutions to complex system design problems. + Modeling and Optimization of vias, connectors, sockets, breakouts and… more
- NVIDIA (Santa Clara, CA)
- …+ Experience with CAD and physical design methodologies (flow and tool development), chip floorplan, power /clock distribution, packaging, P&R and timing ... We are now looking for a ASIC Floorplan Design Engineer - NCG. NVIDIA is...love the challenge of crafting the fastest and most power efficient chips in their class? If so, we… more
- Amazon (Cupertino, CA)
- …solutions and driving tool decisions. - Experience in high-performance, low- power physical design , and implementation techniques with industry standard ... for our customers' businesses. We are seeking experienced Physical Design Engineer to build the next generation...and drive efforts to resolution. - Work with EDA tool vendors to evaluate new tools, solve bugs, improve… more
- Broadcom (San Jose, CA)
- …you apply.** **Job Description:** Broadcom is seeking an experienced IC package- design engineer for complex flip-chip-BGA packages for industry-leading ASICs ... with high-speed SerDes and very-high- power delivery needs. You will be part of a...to create the package structures needed to enable new design , and contribute to efficiency improvements for our … more
- Broadcom (San Jose, CA)
- …Description:** **You will fit this role if:** + You are an expert in full-chip power integrity analysis using state of the art tools that are able to parallel ... advanced FinFET process technologies + You have demonstrated solving power integrity problems for a variety of products including...using HSPICE or ADS + In-depth knowledge of Redhawk-SC tool is preferred + Know-how in Totem flow and… more
- NVIDIA (Santa Clara, CA)
- …inventiveness and intelligence. NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer (s) to join our outstanding Networking Silicon ... for NVIDIA chips. + Participate in developing flow and tool methodologies for chip floorplan, power and...Design Engineering + Familiar with aspects of chip design including Floor planning, Clock and Power … more
- NVIDIA (Santa Clara, CA)
- …of power intent files such as UPF, and use of FSDB/SAIFs for power optimization + Understanding of hierarchical design , pinning and budgeting flows + ... + Work with internal and external partners to drive tool and methodology improvements to deliver best-in-class PPA solutions...Experience with power distribution networks, Design for Yield and Manufacturability, EM and IR closure… more
- Broadcom (San Jose, CA)
- …The Central Engineering Team is responsible for standard cell development and custom design solutions that power cutting-edge AI compute cores and CPUs. We ... engineer to join our team. Job Description: Layout design of digital high-performance blocks Timing closure of the...blocks Timing closure of the blocks with best PPA ( power /performance/area) Debug LVS/DRC/ERC errors with verification tool … more
Recent Jobs
-
Enterprise Business Applications Manager
- BDO USA, LLP (Minneapolis, MN)
-
Software Engineer I, Entry-Level (Graduation Date: Fall 2025-Summer 2026)
- DoorDash (New York, NY)
-
Sr. Quality & Reliability Engineer, Trainium Servers and Systems Manufacturing
- Amazon (Austin, TX)
-
Clinically Advanced Physician Assistant - Cardiac OR - MSM - Full Time
- Mount Sinai Health System (New York, NY)